- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379896 > CLC428AJP (COMLINEAR CORP) JT 16C 16#16 PIN WALL RECP PDF資料下載
參數(shù)資料
| 型號(hào)： | CLC428AJP |
| 廠商： | COMLINEAR CORP |
| 元件分類： | 運(yùn)動(dòng)控制電子 |
| 英文描述： | JT 16C 16#16 PIN WALL RECP |
| 中文描述： | DUAL OP-AMP, 3500 uV OFFSET-MAX, 135 MHz BAND WIDTH, PDIP8 |
| 封裝： | CERDIP-8 |
| 文件頁(yè)數(shù)： | 5/8頁(yè) |
| 文件大?。?/td> | 898K |
| 代理商： | CLC428AJP |
Analog Delay Circuit (All-Pass Network)
The circuit in Figure 1 mplements an all-pass network using
the CLC428. A wide bandwidth buffer (CLC111) drives the
circuit and provides a high input impedence for the source.
As shown in Figure 2, the circuit provides a
Figure 1
Figure 2
13.1ns delay (with R =40.2
, C=47pF). R
f
and R
g
should
be of equal and low value for parasitic insensitive opera-
tion. The circuit gain is +1 and the delay is determined by
the following equations.
2 2
c
h
τ
delay
d
RC
T
=
+
Eq. 1
T
d
df
d
=
1
360
φ
;
Eq. 2
where T
d
is the delay of the op amp at A
V
=+1. The CLC428
provides a typical delay of 2.8ns at its -3dB point.
Full Duplex Digital or Analog Transmission
Simultaneous transmission and reception of analog or
digital signals over a single coaxial cable or twisted-pair
line can reduce cabling requirements. The CLC428's wide
bandwidth and high common-mode rejection in a differen-
tial amplifier configuration allows full duplex transmission
of video, telephone, control and audio signals.
In the circuit shown in Figure 3, one of the CLC428's amps
is used as a "driver" and the other as a difference
"receiver" amplifier. The output impedance of the "driver"
is essentially zero. The two R's are chosen to match the
characteristic impedance of the transmission line. The
"driver" op amp gain can be selected for unity or greater.
Receiver amplifier A
2
(B
2
) is connected across R and
forms differential amplifier for the signals transmitted by
driver A
1
(B
1
). If the coax cable is lossless and R
f
equals
R
g
, receiver A
2
(B
2
) will then reject the signals from driver
Figure 3
A
1
(B
1
) and pass the signals from driver B
1
(A
1
). The
output of the receiver amplifier will be:
F
H
K
+
2
V
V
R
R
V
R
R
out
in
f
g
in
f
g
A B
e j
A B
a f
B A
a f
=
I
+
F
H
I
K
1
1
1
2
1
Eq. 3
Care must be given to layout and component placement to
maintain a high frequency common-mode rejection. The
plot of Figure 4 shows the simultaneous reception of
signals transmitted at 1MHz and 10MHz.
Figure 4
Five Decade Integrator
A composite integrator, as shown in Figure 5, uses the
CLC428 dual op amp to increase the circuits' usable
frequency range of operation. The transfer function of this
circuit is:
1
RC
V
V dt
o
=
z
Eq. 4
Figure 5
A resistive divider made from the 143
and 60.4
resistors was chosen to reduce the loop-gain and stabilize
the network. The CLC428 composite integrator provides
integration over five decades of operation. R and C set the
integrator's gain. Figure 6 shows the frequency and phase
response of the circuit in Figure 5 with R = 44.2
and
C = 360pF.
5
http://www.national.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CLC428A8B | Dual Wideband, Low-Noise, Voltage Feedback Op Amp |
| CLC428 | Dual Wideband, Low-Noise, Voltage Feedback Op Amp |
| CLC428AJE | Dual Wideband, Low-Noise, Voltage Feedback Op Amp |
| CLC430 | General Purpose 100MHz Op Amp with Disable |
| CLC431 | Dual Wideband Monolithic Op Amp with Disable |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLC428SMD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-Feedback Operational Amplifier |
| CLC430 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:General Purpose 100MHz Op Amp with Disable |
| CLC430A8B | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:General Purpose 100MHz Op Amp with Disable |
| CLC430A8L2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Current-Feedback Operational Amplifier |
| CLC430AIB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Current-Feedback Operational Amplifier |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。