- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379895 > CLC416 (National Semiconductor Corporation) Dual Low-Power, 120MHz Op Amp PDF資料下載
參數(shù)資料
| 型號： | CLC416 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Dual Low-Power, 120MHz Op Amp |
| 中文描述： | 雙低功耗，120MHz的運算放大器 |
| 文件頁數(shù)： | 5/6頁 |
| 文件大?。?/td> | 167K |
| 代理商： | CLC416 |
Figure 3: Input Referred Crosstalk vs. Frequency
Driving Cables and Capacitive Loads
When driving cables, double termination is used to
prevent reflections. For capacitive load applications, a
small series resistor at the output of the CLC416 will
improve stability. The
R
s
vs. Capacitive Load
plot,
in the
Typical Performance
section, gives the
recommended series resistance value for optimum
flatness at various capacitive loads.
Power Dissipation
The power dissipation of an amplifier can be described
in two conditions:
I
Quiescent Power Dissipation -
P
Q
(No Load Condition)
I
Total Power Dissipation -
P
T
(with Load Condition)
The following steps can be taken to determine the
power consumption for each CLC416 amplifier:
1. Determine the quiescent power
P
Q
= I
cc
(V
CC
- V
EE
)
2. Determine the RMS power at the output stage
P
O
= (V
cc
- V
load
) (I
load
), where V
load
and I
load
are the RMS voltage and current across the
external load.
3. Determine the total RMS power
P
T
= P
Q
+ P
O
Add the total RMS powers for both channels to deter-
mine the power dissipated by the dual.
The maximum power that the package can dissipate at
a given temperature is illustrated in the
Power
Derating
curves in the
Typical Performance
section.
The power derating curve for any package can be
derived by utilizing the following equation:
where: T
amb
= Ambient temperature (°C)
θ
JA
= Thermal resistance, from junction to
ambient, for a given package (°C/W)
Layout Considerations
A proper printed circuit layout is essential for achieving
high frequency performance. National provides
evaluation boards for the CLC416 (CLC730038 - DIP,
CLC730036 - SOIC) and suggests their use as a guide
for high frequency layout and as an aid for device test-
ing and characterization.
Supply bypassing is required for best performance.
The bypass capacitors provide a low impedance return
current path at the supply pins. They also provide high
frequency filtering on the power supply traces. Other
layout factors play a major role in high frequency
performance. The following are recommended as a
basis for high frequency layout:
1. Include 6.8
μ
F tantalum and 0.1
μ
F ceramic
capacitors on both supplies.
2. Place the 6.8
μ
F capacitors within 0.75 inches
of the power pins.
3. Place the 0.1
μ
F capacitors within 0.1 inches
of the power pins.
4. Remove the ground plane under and around
the part, especially near the input and output
pins to reduce parasitic capacitance.
5. Minimize all trace lengths to reduce series
inductances.
Additional information is included in the evaluation
board literature.
SPICE Models
SPICE models provide a means to evaluate amplifier
designs. Free SPICE models are available for
National’s monolithic amplifiers that:
I
Support Berkeley SPICE 2G and its many
derivatives
I
Reproduce typical DC, AC, Transient, and
Noise performance
I
Support room temperature simulations
The
readme
file that accompanies the diskette lists
released models, and provides a list of modeled para-
meters. The application note OA-18, Simulation
SPICE Models for National’s Op Amps, contains
schematics and a reproduction of the
readme
file.
Applications Circuits
Instrumentation Amplifier
An instrumentation circuit is shown on the front page
and reproduced in Figure 4. The DC CMRR can be
fine tuned by adjusting R
1
.
Figure 4: Instrumentation Amplifier
P
(175
Tamb)
JA
=
°
θ
+
1/2
-
348
R
1
348
-
1/2
+
348
348
V
out
= 3(V
2
- V
1
)
348
348
348
-
+
CLC405
V
1
V
2
C
Frequency (MHz)
-120
-100
-80
-60
-40
-20
1
100
10
5
http://www.national.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CLC416AJ | Dual Low-Power, 120MHz Op Amp |
| CLC417 | Dual Low-Power, Programmable Gain Buffer |
| CLC417AJE | Dual Low-Power, Programmable Gain Buffer |
| CLC417AJP | Dual Low-Power, Programmable Gain Buffer |
| CLC418 | Dual High-Speed, Low-Power Line Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLC416AJ | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dual Low-Power, 120MHz Op Amp |
| CLC416AJE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-SM-DUAL 110MHZ OP-AMP |
| CLC416AJP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-DUAL 110MHZ OP-AMP |
| CLC417 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dual Low-Power, Programmable Gain Buffer |
| CLC417AJE | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dual Low-Power, Programmable Gain Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。