
CL7192E and CL7192S Laser Processed Logic Devices
Page 14
1. During transitions, inputs may undershoot to -2.0V for periods shorter than
20ns. Otherwise, minimum DC input voltage is 0.3V.
2. Typical values are at V
CC
of 5.0 volts and ambient temperature of 25 oC.
3. Guaranteed but not tested. Characterized initially, and after any design
changes which may affect these parameters.
4. Internal timing delays are based on characterization, and cannot be explicitly
tested. Internal timing parameters should be used for performance estimation
only.
11 Jan. 1999:
30 Apr. 1999:
31 July 1999:
13 Oct. 1999:
Created new document
Recompiled databook, no changes.
Added -6ns speed grade, revised Product Family Overview
Corrected typographical error in AC Test Condition diagram (W
changed to
W
)
Updated application note reference.
1 Dec. 2000:
AC Test Conditions
464
250
35 pF
V
CCIO
OUTPUT
Includes jig
capacitance
464
250
5 pF
V
CCIO
OUTPUT
Includes jig
capacitance
(A)
(B)
≤
3ns
≤
3ns
3.0V
90%
10%
GND
90%
10%
All Input Pulses
7K drw 02A
Notes to Tables
Revision History