- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17091 > CK-V6-ML623-G-J (Xilinx Inc)BOARD DEV V6 WITH TX PDF資料下載
參數(shù)資料
| 型號(hào)： | CK-V6-ML623-G-J |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 8/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DEV V6 WITH TX |
| 產(chǎn)品培訓(xùn)模塊： | Virtex-6 FPGA Overview |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Virtex® 6 LXT |
| 類型： | FPGA |
| 適用于相關(guān)產(chǎn)品： | Virtex? 6 LXT，XC6VLX240T |
| 所含物品： | 板，線纜，文檔，軟件 - 不包括電源 - |
Virtex-6 Family Overview
DS150 (v2.4) January 19, 2012
Product Specification
6
Block RAM
Every Virtex-6 FPGA has between 156 and 1064 dual-port block RAMs, each storing 36 Kbits. Each block RAM has two
completely independent ports that share nothing but the stored data.
Synchronous Operation
Each memory access, read and write, is controlled by the clock. All inputs, data, address, clock enables, and write enables
are registered. Nothing happens without a clock. The input address is always clocked, retaining data until the next operation.
An optional output data pipeline register allows higher clock rates at the cost of an extra cycle of latency.
During a write operation, the data output can reflect either the previously stored data, the newly written data, or remain
unchanged.
Programmable Data Width
Each port can be configured as 32K × 1, 16K × 2, 8K × 4, 4K × 9 (or 8), 2K × 18 (or 16), 1K × 36 (or 32), or 512 x 72
(or 64). The two ports can have different aspect ratios, without any constraints.
Each block RAM can be divided into two completely independent 18 Kb block RAMs that can each be configured to any
aspect ratio from 16K x 1 to 512 x 36. Everything described previously for the full 36 Kb block RAM also applies to each
of the smaller 18 Kb block RAMs.
In 18 Kb block RAMs, only simple dual-port mode can provide data width of >36 bits. In this mode, one port is
dedicated to read and the other port is dedicated to write operation. In SDP mode one side (read or write) can be
variable while the other is fixed to 32/36 or 64/72. There is no read output during write. The dual-port 36 Kb RAM both
sides can be of variable width.
Two adjacent 36 Kb block RAMs can be configured as one cascaded 64K × 1 dual-port RAM without any additional
logic.
Error Detection and Correction
Each 64 bit-wide block RAM can generate, store, and utilize eight additional Hamming-code bits, and perform single-bit error
correction and double-bit error detection (ECC) during the read process. The ECC logic can also be used when writing to,
or reading from external 64/72-wide memories. This works in simple dual-port mode and does not support read-during-write.
FIFO Controller
The built-in FIFO controller for single-clock (synchronous) or dual-clock (asynchronous or multirate) operation increments
the internal addresses and provides four handshaking flags: full, empty, almost full, and almost empty. The almost full and
almost empty flags are freely programmable. Similar to the block RAM, the FIFO width and depth are programmable, but the
write and read ports always have identical width. First-word fall-through mode presents the first-written word on the data
output even before the first read operation. After the first word has been read, there is no difference between this mode and
the standard mode.
Digital Signal Processing—DSP48E1 Slice
FPGAs have many dedicated, full-custom, low-power DSP slices combining high speed with small size, while retaining
system design flexibility.
Each DSP48E1 slice fundamentally consists of a dedicated 25 × 18 bit two's complement multiplier and a 48-bit
accumulator, both capable of operating at 600 MHz. The multiplier can be dynamically bypassed, and two 48-bit inputs can
feed a single-instruction-multiple-data (SIMD) arithmetic unit (dual 24-bit add/subtract/accumulate or quad 12-bit
add/subtract/accumulate), or a logic unit that can generate any one of 10 different logic functions of the two operands.
The DSP48E1 includes an additional pre-adder, typically used in symmetrical filters. This new pre-adder improves
performance in densely packed designs and reduces the logic slice count by up to 50%.
The DSP48E1 slice provides extensive pipelining and extension capabilities that enhance speed and efficiency of many
applications, even beyond digital signal processing, such as wide dynamic bus shifters, memory address generators, wide
bus multiplexers, and memory-mapped I/O register files. The accumulator can also be used as a synchronous up/down
counter. The multiplier can perform logic functions (AND, OR) and barrel shifting.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ECM18DRKH-S13 | CONN EDGECARD 36POS .156 EXTEND |
| C8051F360-TB | BOARD TARGET/PROTO W/C8051F360 |
| C8051F560-TB | BOARD PROTOTYPE W/C8051F560 |
| C8051F540-TB | BOARD PROTOTYPE W/C8051F540 |
| SDR-T1 | SCOTCH CODE REFILL T1 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CK-V6-ML628-G | 功能描述:KIT VIRTEX-6 CHAR ML628 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:Virtex® 6 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| CK-V6-ML628-G-J | 功能描述:KIT VIRTEX-6 CHAR ML628 JAPAN RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:Virtex® 6 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| CK-V7-VC7203-G | 制造商:Xilinx 功能描述:VIRTEX-7 FPGA VC7203 CHARACTERIZATION KIT - Boxed Product (Development Kits) 制造商:Xilinx 功能描述:KINTEX-7 FPGA VC7203 EVAL KIT |
| CK-V7-VC7203-G-J | 制造商:Xilinx 功能描述:KINTEX-7 FPGA VC7203 EVAL KIT |
| CK-V7-VC7215-G | 制造商:Xilinx 功能描述:VIRTEX-7 FPGA VC7215 CHARACTERIZATION KIT - Boxed Product (Development Kits) 制造商:Xilinx 功能描述:KIT V7 VC7215 CHARACTERIZATION |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。