- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379858 > CDP68HC68T1W (INTERSIL CORP) CMOS Serial Real-Time Clock With RAM and Power Sense/Control PDF資料下載
參數(shù)資料
| 型號： | CDP68HC68T1W |
| 廠商： | INTERSIL CORP |
| 元件分類： | XO, clock |
| 英文描述： | CMOS Serial Real-Time Clock With RAM and Power Sense/Control |
| 中文描述： | 1 TIMER(S), REAL TIME CLOCK, UUC |
| 封裝： | DIE |
| 文件頁數(shù)： | 12/24頁 |
| 文件大?。?/td> | 139K |
| 代理商： | CDP68HC68T1W |
12
WATCHDOG
If this bit is set high, the watchdog circuit has detected a
CPU failure.
TEST MODE
When this bit is set high, the device is in the TEST MODE.
FIRST-TIME UP
Power-on reset sets this bit high. This signifies that data in
the RAM and Clock is not valid and should be initialized.
INTERRUPT TRUE
A high in this bit signifies that one of the three interrupts
(Power Sense, Alarm, and Clock) is valid.
POWER-SENSE INTERRUPT
This bit set high signifies that the power-sense circuit has
generated an interrupt.
ALARM INTERRUPT
When the seconds, minutes and hours time and alarm
counter are equal, this bit will be set high. Status Register
must be read before loading Interrupt Control Register for
valid alarm indication after alarm activates.
CLOCK INTERRUPT
A periodic interrupt will set this bit high.
All bits are reset by a power-on reset except the “FIRST-
TIME UP” which is set. All bits except the power-sense bit
are reset after a read of this register.
Pin Signal Description
SCK (Serial Clock Input, Note 11)
This input causes serial data to be latched from the MOSI
input and shifted out on the MISO output.
MOSI (Master Out/Slave In, Note 11)
Data bytes are shifted in at this pin, most significant bit
(MSB) first.
MISO (Master In/Slave Out)
Data bytes are shifted out at this pin, most significant bit
(MSB) first.
CE (Chip Enable, Note 12)
A positive chip-enable input. A low level at this input holds
the serial interface logic in a reset state, and disables the
output driver at the MISO pin.
NOTES:
11. These inputs will retain their previous state if the line driving
them goes into a High-Z state.
12. The CE input has as internal pull down device, if the input is in a
low state before going to High Z, the input can be left in a High Z.
Functional Description
The Serial Peripheral Interface (SPI) utilized by the
CDP68HC68T1 is a serial synchronous bus for address and
data transfers. The clock, which is generated by the micro-
computer is active only during address and data transfers. In
systems using the CDP68HC05C4 or CDP68HC05D2, the
STATUS REGISTER (Read Only) - Address 30H
D7
D6
D5
D4
D3
D2
D1
D0
0
WATCHDOG
TEST
MODE
FIRST
TIME
UP
INTERRUPT
TRUE
POWER
SENSE
INTERRUPT
ALARM
INTERRUPT
CLOCK
INTERRUPT
TRUTH TABLE
MODE
SIGNAL
CE
SCK
(Note 9)
MOSI
MISO
DISABLE
RESET
L
INPUT DISABLED
INPUT DISABLED
HIGH Z
WRITE
H
CPOL = 1
CPOL = 0
DATA BIT LATCH
HIGH Z
READ
H
CPOL = 1
CPOL = 0
X
NEXT DATA BIT
SHIFTED OUT
(Note 10)
NOTES:
9. When interfacing to CDP68HC05 microcontrollers, serial clock phase bit, CPHA, must be set = 1 in the microcomputer’s Control Register.
10. MISO remains at a high Z until 8-bits of data are ready to be shifted out during a READ. It remains at a high Z during the entire WRITE
cycle.
CDP68HC68T1
相關PDF資料 |
PDF描述 |
|---|---|
| CDP68HC68W1 | CONNECTOR ACCESSORY |
| CDP68HC68W1E | CONNECTOR ACCESSORY |
| CDP68HC68A2 | CMOS Serial 10-Bit A/D Converter |
| CDP68HC68A2E | CMOS Serial 10-Bit A/D Converter |
| CDP68HC68A2M | CMOS Serial 10-Bit A/D Converter |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CDP68HC68T1W WAF | 制造商:Harris Corporation 功能描述: |
| CDP68HC68T2D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Real-Time Clock |
| CDP68HC68T2E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Real-Time Clock |
| CDP68HC68T2M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Real-Time Clock |
| CDP68HC68T3E | 制造商:Harris Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。