- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9417 > CDP68HC68T1MZ (Intersil)IC RTC RAM/SPI SERIAL 20-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | CDP68HC68T1MZ |
| 廠商： | Intersil |
| 文件頁數(shù)： | 5/23頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RTC RAM/SPI SERIAL 20-SOIC |
| 標(biāo)準(zhǔn)包裝： | 38 |
| 類型： | 時(shí)鐘/日歷 |
| 特點(diǎn)： | 警報(bào)器，閏年，方波輸出，監(jiān)視計(jì)時(shí)器 |
| 存儲(chǔ)容量： | 32B |
| 時(shí)間格式： | HH:MM:SS（12/24 小時(shí)） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | SPI |
| 電源電壓： | 3 V ~ 6 V |
| 電壓 - 電源，電池： | 2.2 V ~ 6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SOIC W |
| 包裝： | 管件 |
13
FN1547.8
October 29, 2007
Watchdog
If this bit is set high, the watchdog circuit has detected a
CPU failure.
Test Mode
When this bit is set high, the device is in the TEST MODE.
First-time Up
Power-on reset sets this bit high. This signifies that data in
the RAM and Clock is not valid and should be initialized.
Interrupt True
A high in this bit signifies that one of the three interrupts
(Power Sense, Alarm, and Clock) is valid.
Power-sense Interrupt
This bit set high signifies that the power-sense circuit has
generated an interrupt.
Alarm Interrupt
When the seconds, minutes and hours time and alarm
counter are equal, this bit will be set high. Status Register
must be read before loading Interrupt Control Register for
valid alarm indication after alarm activates.
Clock Interrupt
A periodic interrupt will set this bit high.
All bits are reset by a power-on reset except the “FIRST-
TIME UP” which is set. All bits except the power-sense bit
are reset after a read of this register.
Pin Signal Description
SCK (Serial Clock Input) (Note 11)
This input causes serial data to be latched from the MOSI
input and shifted out on the MISO output.
MOSI (Master Out/Slave In) (Note 11)
Data bytes are shifted in at this pin, most significant bit
(MSB) first.
MISO (Master In/Slave Out)
Data bytes are shifted out at this pin, most significant bit
(MSB) first.
CE (Chip Enable) (Note 12)
A positive chip-enable input. A low level at this input holds
the serial interface logic in a reset state, and disables the
output driver at the MISO pin.
NOTES:
11. These inputs will retain their previous state if the line driving them
goes into a High-Z state.
12. The CE input has as internal pull-down device, if the input is in a
low state before going to High Z, the input can be left in a High Z.
STATUS REGISTER (Read Only) - Address 30H
D7
D6
D5
D4
D3
D2
D1
D0
0
WATCHDOG
TEST
MODE
FIRST
TIME
UP
INTERRUPT
TRUE
POWER
SENSE
INTERRUPT
ALARM
INTERRUPT
CLOCK
INTERRUPT
TRUTH TABLE
MODE
SIGNAL
CE
SCK (Note 9)
MOSI
MISO
DISABLE
RESET
L
INPUT DISABLED
HIGH Z
WRITE
H
CPOL = 1
CPOL = 0
DATA BIT LATCH
HIGH Z
READ
H
CPOL = 1
CPOL = 0
X
NEXT DATA BIT
SHIFTED OUT
(Note 10)
NOTES:
9. When interfacing to CDP68HC05 microcontrollers, serial clock phase bit, CPHA, must be set = 1 in the microcomputer’s Control Register.
10. MISO remains at a high Z until 8-bits of data are ready to be shifted out during a READ. It remains at a high Z during the entire WRITE cycle.
CDP68HC68T1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL12020MIRZ | IC RTC/CALENDAR TEMP SNSR 20-DFN |
| ISL12025IBZ | IC RTC/CALENDAR EEPROM 8-SOIC |
| ISL12027AIB27Z | IC RTC/CALENDAR EEPROM 8SOIC |
| VI-JWN-MZ | CONVERTER MOD DC/DC 18.5V 25W |
| ISL12028AIB27Z | IC RTC/CALENDAR EEPROM 14SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDP68HC68T1MZ96 | 功能描述:實(shí)時(shí)時(shí)鐘 W/ANEAL PERIPH SPIAL -TIME-CLK 20W IND RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| CDP68HC68T1W | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Serial Real-Time Clock With RAM and Power Sense/Control |
| CDP68HC68T1W WAF | 制造商:Harris Corporation 功能描述: |
| CDP68HC68T2D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Real-Time Clock |
| CDP68HC68T2E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Real-Time Clock |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。