- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379857 > CDP1877C (Intersil Corporation) Programmable Interrupt Controller (PIC)(可編程中斷控制器) PDF資料下載
參數(shù)資料
| 型號： | CDP1877C |
| 廠商： | Intersil Corporation |
| 英文描述： | Programmable Interrupt Controller (PIC)(可編程中斷控制器) |
| 中文描述： | 可編程中斷控制器（PIC）（可編程中斷控制器） |
| 文件頁數(shù)： | 8/10頁 |
| 文件大小： | 45K |
| 代理商： | CDP1877C |
4-89
Example 2 - Multi-PIC Application
Figure 3 shows all the connections required between CPU
and PIC’s to handle sixteen levels of interrupt control.
Register Address Assignments
The low-byte register address for any WRITE or READ
operation is the same as shown in Table 1.
The High-Byte register differs for each PIC because of the
linear addressing technique shown in the example:
PIC 1 = 111XXX01 (E1
H
for X = 0)
PIC 2 = 111XXX10 (E2
H
for X = 0)
The R(1) vector address is unchanged. This address will
select both PICs simultaneously (R(1). 1 = 111XXX00 =
E0
H
). Internal CDP1877 logic controls which PIC will
respond when an interrupt request is serviced.
Additional PIC Application Comments
The interval select options provide significant flexibility for
interrupt routine memory allocations:
The 2-byte interval allows one to dedicate a full page to
interrupt servicing, with variable space between routines,
by specifying indirect vectoring with 2-byte short branch
instructions on the current page.
The 4-byte interval allows for a 3-byte long branch to any
location in memory where the interrupt service routine is
located. The branch can be preceded by a Save
Instruction to save previous contents of X and P on the
stack.
The 8-byte and 16-byte intervals allow enough space to
perform a service routine without indirect vectoring. The
amount of interval memory can be increased even further
if all 8 INTERRUPTS are not required. Thus a 4-level inter-
rupt system could use alternate IR Inputs, and expand the
interval to 16 and 32 bytes, respectively.
The 4 Chip Selects allow one to conserve total allotted
memory space to the PIC. For one chip, a total of 4
address lines could be used to select the device, mapping
it into as little as 4-K of memory space. Note that this
selection technique is the only one that allows the PIC to
work properly in the system: I/O mapping cannot be used
because the PIC must work within the CDP1800 interrupt
structure to define the vector address. Decoded signals
also will not work because the chip selects must be valid
on the trailing edge of TPA.
FIGURE 3. PICs AND CPU CONNECTION DIAGRAM
MA7
MA6
MA5
MA1
MWR
MRD
TPA
TPB
INT
BUS
CS/A
X
CS/A
Y
CS
CS
MWR
MRD
TPA
TPB
INT
BUS
CDP1877
CDP1802
CPU
PIC 1
CASC
+V
IR7
IR6
IR5
IR4
IR3
IR2
IR1
IR0
MA0
CS/A
X
CS/A
Y
CS
CS
MWR
MRD
TPA
TPB
INT
BUS
CDP1877
PIC 2
CASC
IR7
IR6
IR5
IR4
IR3
IR2
IR1
IR0
HIGHEST
PRIORITY
INTERRUPT
LOWEST
PRIORITY
INTERRUPT
CDP1877, CDP1877C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDP1877CE | Programmable Interrupt Controller (PIC) |
| CDP1877E | Programmable Interrupt Controller (PIC) |
| CDP1878CD | CMOS Dual Counter-Timer |
| CDP1878C | CMOS Dual Counter-Timer(CMOS 雙路計時器／定時器) |
| CDP1878CE | CMOS Dual Counter-Timer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDP1877CD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| CDP1877CE | 制造商:Harris Corporation 功能描述: |
| CDP1877CE WAF | 制造商:Harris Corporation 功能描述: |
| CDP1877D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| CDP1877E | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Programmable Interrupt Controller (PIC) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。