- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379857 > CDP1855C (Intersil Corporation) 8-Bit Programmable Multiply/Divide Unit PDF資料下載
參數(shù)資料
| 型號： | CDP1855C |
| 廠商： | Intersil Corporation |
| 英文描述： | 8-Bit Programmable Multiply/Divide Unit |
| 中文描述： | 8位可編程乘/除單元 |
| 文件頁數(shù)： | 12/15頁 |
| 文件大?。?/td> | 85K |
| 代理商： | CDP1855C |
4-58
Dynamic Electrical Specifications
At T
A
= -40 to +85
o
C, V
DD
±
5%, t
R
, t
F
= 20ns, V
IH
= 0.7V
DD
, V
IL
= 0.3V
DD
,
C
L
= 100pF (See Figure 7)
(NOTE 1)
PARAMETER
V
DD
(V)
LIMITS
UNITS
CDP1855
CDP1855C
MIN
(NOTE 2)
TYP
MAX
MIN
(NOTE 2)
TYP
MAX
OPERATION TIMING
Maximum Clock Frequency
(Note 3)
5
3.2
4
-
3.2
4
-
MHz
10
6.4
8
-
-
-
-
MHz
Maximum Shift Frequency
(1 Device) (Note 4)
5
1.6
2
-
1.6
2
-
MHz
10
3.2
4
-
-
-
-
MHz
Minimum Clock Width
t
CLK0
t
CLK1
5
-
100
150
-
100
150
ns
10
-
50
75
-
-
-
ns
Minimum Clock Period
t
CLK
5
-
250
312
-
250
312
ns
10
-
125
156
-
-
-
ns
Clock to Shift Propagation
Delay
t
CSH
5
-
200
300
-
200
300
ns
10
-
100
150
-
-
-
ns
Minimum C.I. to Shift Setup
t
SU
5
-
50
67
-
50
67
ns
10
-
25
33
-
-
-
ns
C.O. from Shift Propagation
Delay
t
PLH
t
PHL
5
-
450
600
-
450
600
ns
10
-
225
300
-
-
-
ns
Minimum C.I. from Shift Hold
t
H
5
-
50
75
-
50
75
ns
10
-
25
40
-
-
-
ns
Minimum Register Input
Setup
t
SU
5
-
-20
10
-
-20
10
ns
10
-
-10
10
-
-
-
ns
Register after Shift Delay
t
PLH
t
PHL
5
-
400
600
-
400
600
ns
10
-
200
300
-
-
-
ns
Minimum Register after Shift
Hold
t
H
5
-
50
100
-
50
100
ns
10
-
25
50
-
-
-
ns
C.O. from C.I. Propagation
Delay
t
PLH
t
PHL
5
-
100
150
-
100
150
ns
10
-
50
75
-
-
-
ns
Register from C.I.
Propagation Delay
t
PLH
t
PHL
5
-
80
120
-
80
120
ns
10
-
40
60
-
-
-
ns
NOTES:
1. Maximum limits of minimum characteristics are the values above which all devices function.
2. Typical values are for T
A
= 25
o
C and nominal voltages.
3. Clock frequency and pulse width are given for systems using the internal clock option of the CDP1855. Clock frequency equals shift
frequency for systems not using the internal clock option.
4. Shift period for cascading of devices is increased by an amount equal to the C.I. to C.O. Propagation Delay for each device added.
CDP1855, CDP1855C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDP1855CD | 8-Bit Programmable Multiply/Divide Unit |
| CDP1855CDX | 8-Bit Programmable Multiply/Divide Unit |
| CDP1855CE | 8-Bit Programmable Multiply/Divide Unit |
| CDP1855CEX | 8-Bit Programmable Multiply/Divide Unit |
| CDP1855D | 8-Bit Programmable Multiply/Divide Unit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDP1855CD | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:8-Bit Programmable Multiply/Divide Unit |
| CDP1855CDX | 制造商:Harris Corporation 功能描述: |
| CDP1855CE | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:8-Bit Programmable Multiply/Divide Unit |
| CDP1855CEX | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:8-Bit Programmable Multiply/Divide Unit |
| CDP1855D | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:8-Bit Programmable Multiply/Divide Unit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。