- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379857 > CDP1854AEX (INTERSIL CORP) Programmable Universal Asynchronous Receiver/Transmitter (UART) PDF資料下載
參數(shù)資料
| 型號(hào)： | CDP1854AEX |
| 廠商： | INTERSIL CORP |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | Programmable Universal Asynchronous Receiver/Transmitter (UART) |
| 中文描述： | 1 CHANNEL(S), 400K bps, SERIAL COMM CONTROLLER, PDIP40 |
| 封裝： | PLASTIC, DIP-40 |
| 文件頁(yè)數(shù)： | 10/21頁(yè) |
| 文件大?。?/td> | 95K |
| 代理商： | CDP1854AEX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)
5-51
Dynamic Electrical Specifications
T
A
= -40
o
C to +85
o
C, V
DD
±
5%, t
R
, t
F
= 20ns, V
IH
= 0.7 V
DD
, V
IL
= 0.3 V
DD
, C
L
= 100pF,
(See Figure 3)
PARAMETER
V
DD
(V)
LIMITS
UNITS
CDP1854A
CDP1854AC
(NOTE 1)
TYP
(NOTE 2)
MAX
(NOTE 1)
TYP
(NOTE 2)
MAX
TRANSMITTER TIMING - MODE 1
Minimum Clock Period
t
CC
5
250
310
250
310
ns
10
125
155
-
-
ns
Minimum Pulse Width
Clock Low Level
t
CL
5
100
125
100
125
ns
10
75
100
-
-
ns
Clock High Level
t
CH
5
100
125
100
125
ns
10
75
100
-
-
ns
TPB
t
TT
5
100
150
100
150
ns
10
50
75
-
-
ns
Minimum Setup Time
TPB to Clock
t
TC
5
175
225
175
225
ns
10
90
150
-
-
ns
Propagation Delay Time
Clock to Data Start Bit
t
CD
5
300
450
300
450
ns
10
150
225
-
-
ns
TPB to THRE
t
TTH
5
200
300
200
300
ns
10
100
150
-
-
ns
Clock to THRE
t
CTH
5
200
300
200
300
ns
10
100
150
-
-
ns
NOTES:
1. Typical values for T
A
= 25
o
C and nominal voltages.
2. Maximum limits of minimum characteristics are the values above which all devices function.
NOTES:
1. The holding register is loaded on the trailing edge of TPB.
2. The Transmitter Shift Register is loaded on the first high-to-low transition of the clock which occurs at least 1/2 clock period + t
TC
after
the trailing edge of TPB and transmission of a start bit occurs 1/2 clock period + t
CD
later.
3. Write is the overlap of TPB, CS1, and CS3 = 1 and CS3, RD/WR = 0.
FIGURE 3. TRANSMITTER TIMING DIAGRAM - MODE 1
T CLOCK
THRE
WRITE (TPB)
(NOTE 3)
SDO
t
CC
t
CL
t
CH
1
2
t
TTH
t
CD
t
CD
1ST DATA BIT
TRANSMITTER SHIFT
REGISTER LOADED
(NOTE 2)
TRANSMITTER HOLDING
REGISTER LOADED
(NOTE 1)
3
4
5
6
7
14
15
16
1
2
3
4
t
TT
t
CTH
t
TC
CDP1854A, CDP1854AC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDP1854AC | Programmable Universal Asynchronous Receiver/Transmitter (UART) |
| CDP1854ACD | Programmable Universal Asynchronous Receiver/Transmitter (UART) |
| CDP1854ACDX | Programmable Universal Asynchronous Receiver/Transmitter (UART) |
| CDP1854ACE | Programmable Universal Asynchronous Receiver/Transmitter (UART) |
| CDP1854ACEX | Programmable Universal Asynchronous Receiver/Transmitter (UART) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDP1854AQ | 制造商:Harris Corporation 功能描述: |
| CDP1854A-Q | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecommunication IC |
| CDP1855 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:8-Bit Programmable Multiply/Divide Unit |
| CDP1855_1 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:8-Bit Programmable Multiply/Divide Unit |
| CDP1855C | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:8-Bit Programmable Multiply/Divide Unit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。