- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379857 > CDP1854AE (HARRIS SEMICONDUCTOR) Programmable Universal Asynchronous Receiver/Transmitter (UART) PDF資料下載
參數(shù)資料
| 型號(hào)： | CDP1854AE |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Programmable Universal Asynchronous Receiver/Transmitter (UART) |
| 中文描述： | 1 CHANNEL(S), 400K bps, SERIAL COMM CONTROLLER, PDIP40 |
| 文件頁數(shù)： | 7/21頁 |
| 文件大?。?/td> | 95K |
| 代理商： | CDP1854AE |
5-48
CLEAR TO SEND (CTS):
When this input from peripheral is high, transfer of a
character to the Transmitter Shift Register and shifting of
serial data out is inhibited.
TRANSMITTER CLOCK (TCLOCK):
Clock input with a frequency 16 times the desired transmitter
shift rate.
TABLE 1. INTERRUPT SET AND RESET CONDITIONS
(NOTE 1)
SET (INT = LOW)
RESET (INT = HIGH)
CAUSE
CONDITION
TIME
DA (Receipt of Data)
Read of Data
TPB Leading Edge
THRE (Note 2)
(Ability to Reload)
Read of Status or Write of Character
TPB Leading Edge
THRE
TSRE
(Transmitter Done)
Read of Status or Write of Character
TPB Leading Edge
PSI
(Negative Edge)
Read of Status
TPB Trailing Edge
CTS
(Positive Edge when THRE
TSRE)
Read of Status
TPB Leading Edge
NOTES:
1. Interrupts will occur only after the IE bit in the Control Register (see Table 4) has been set.
2. THRE will cause an interrupt only after the TR bit in the Control Register (see Table 4) has been set.
TABLE 2. STATUS REGISTER BIT ASSIGNMENT
BIT
7
6
5
4
3
2
1
0
SIGNAL
THRE
TSRE
PSI
ES
FE
PE
OE
DA
ALSO AVAILABLE AT TERMINAL
Polarity reversed at output terminal.
22
-
-
-
14
15
15
19
BIT SIGNAL: FUNCTION
0
DATA AVAILABLE (DA): When set high, this bit indicates that an entire character has been received and transferred to the Receiver
Holding Register. This signal is also available at Term. 19 but with its polarity reversed.
1
OVERRUN ERROR (OE): When set high, this bit indicates that the Data Available bit was not reset before the next character was
transferred to the Receiver Holding Register. This signal OR’ed with PE is output at Term. 15.
2
PARITY ERROR (PE): When set high, this bit indicates that the received parity bit does not compare to that programmed by the EVEN
PARITY ENABLE (EPE) control. This bit is updated each time a character is transferred to the Receiver Holding Register. This signal
OR’ed with OE is output at Term. 15.
3
FRAMlNG ERROR (FE): When set high, this bit indicates that the received character has no valid stop bit, i.e., the bit following the
parity bit (if programmed) is not a high-level voltage. This bit is updated each time a character is transferred to the Receiver Holding
Register. This signal is also available at Term. 14.
4
EXTERNAL STATUS (ES): This bit is set high by a low-level input at Term. 38 (ES).
5
PERIPHERAL STATUS INTERRUPT (PSI): This bit is set high by a high-to-low voltage transition of Term. 37 (PSI). The INTERRUPT
output (Term. 13) is also asserted (lNT = Iow) when this bit is set.
6
TRANSMlTTER SHIFT REGISTER EMPTY (TSRE): When set high, this bit indicates that the Transmitter Shift Register has complet-
ed serial transmission of a full character including stop bit(s). It remains set until the start of transmission of the next character.
7
TRANSMlTTER HOLDING REGISTER EMPTY (THRE): When set high, this bit indicates that the Transmitter Holding Register has
transferred its contents to the Transmitter Shift Register and may be reloaded with a new character. Setting this bit also sets the THRE
output (Term. 22) low and causes an INTERRUPT (lNT = low), if TR is high.
CDP1854A, CDP1854AC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDP1854A | Programmable Universal Asynchronous Receiver/Transmitter (UART) |
| CDP1854AQ | Programmable Universal Asynchronous Receiver/Transmitter (UART) |
| CDP1855 | 8-Bit Programmable Multiply/Divide Unit |
| CDP1855C | 8-Bit Programmable Multiply/Divide Unit |
| CDP1855CD | 8-Bit Programmable Multiply/Divide Unit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDP1854A-E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| CDP1854AEX | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Programmable Universal Asynchronous Receiver/Transmitter (UART) |
| CDP1854AQ | 制造商:Harris Corporation 功能描述: |
| CDP1854A-Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| CDP1855 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:8-Bit Programmable Multiply/Divide Unit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。