
45
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
Write Cycle Dynamic Electrical Specifications
Input t
R
, t
F
≤
15ns, C
L
= 50pF
PARAMETER
SYMBOL
TEST
CONDITIONS
LIMITS
UNITS
-55
o
C, +25
o
C
+125
o
C
V
DD
(V)
(NOTE 1)
MIN
MAX
(NOTE 1)
MIN
MAX
Write Pulse Width
t
WRW
5
350
-
475
-
ns
10
180
-
220
-
ns
Data Setup Time
t
DS
5
400
-
560
-
ns
10
190
-
260
-
ns
Data Hold Time
t
DH
5
70
-
90
-
ns
10
35
-
45
-
ns
Chip Select Setup Time
t
CS
5
550
-
775
-
ns
10
340
-
475
-
ns
Address Setup Time
t
AS
5
550
-
775
-
ns
10
340
-
475
-
ns
NOTE:
1. Time required by a device to allow for the indicated function.
FIGURE 2. WRITE CYCLE TIMING DIAGRAM
MA
CS
MWR
BUS
t
AS
t
CS
t
WRW
t
DS
t
DH
CDP1824/3, CDP1824C/3