- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379856 > CDP1823 (Intersil Corporation) 128-Word x 8-Bit LSI Static RAM PDF資料下載
參數(shù)資料
| 型號： | CDP1823 |
| 廠商： | Intersil Corporation |
| 英文描述： | 128-Word x 8-Bit LSI Static RAM |
| 中文描述： | 128字× 8位大規(guī)模集成電路靜態(tài)存儲器 |
| 文件頁數(shù)： | 5/7頁 |
| 文件大?。?/td> | 28K |
| 代理商： | CDP1823 |
6-28
Dynamic Electrical Specifications
At T
A
= -40 to +85
o
C, V
DD
±
5%, t
R
, t
F
= 20ns, C
L
= 100pF
PARAMETER
SYMBOL
V
DD
(V)
LIMITS
CDP1823
CDP1823C
UNITS
(NOTE 2)
MIN
(NOTE 1)
TYP
MAX
(NOTE 2)
MIN
(NOTE 1)
TYP
MAX
Write Cycle (See Figure 2)
Write Recovery
t
WR
5
75
-
-
75
-
-
ns
10
50
-
-
-
-
-
ns
Write Cycle
t
WC
5
400
-
-
400
-
-
ns
10
225
-
-
-
-
-
ns
Write Pulse Width
t
WRW
5
200
-
-
200
-
-
ns
10
100
-
-
-
-
-
ns
Address Setup Time
t
AS
5
125
-
-
125
-
-
ns
10
75
-
-
-
-
-
ns
Data Setup Time
t
DS
5
100
-
-
100
-
-
ns
10
75
-
-
-
-
-
ns
Data Hold Time From MWR
t
DH
5
75
-
-
75
-
-
ns
10
50
-
-
-
-
-
ns
NOTES:
1. Typical values are at T
A
= 25
o
C and nominal voltage.
2. Time required by a limit device to allow for the indicated function.
ADDRESS
t
WC
t
AS
t
WR
CS1, CS4
CS2, CS3, CS5
t
WRW
t
DS
t
DH
MWR
BUS 0-7
VALID DATA
NOTE:
1. MRD must be high during write operation.
FIGURE 2. WRITE CYCLE TIMING DIAGRAM
CDP1823, CDP1823C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDP1823CD | 128-Word x 8-Bit LSI Static RAM |
| CDP1823CDX | 128-Word x 8-Bit LSI Static RAM |
| CDP1823CE | 128-Word x 8-Bit LSI Static RAM |
| CDP1823D | 128-Word x 8-Bit LSI Static RAM |
| CDP1823E | 128-Word x 8-Bit LSI Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDP1823 WAF | 制造商:Intersil Corporation 功能描述: |
| CDP1823C | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:High-Reliability CMOS 128-Word x 8-Bit Static RAM |
| CDP1823C/3 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:High-Reliability CMOS 128-Word x 8-Bit Static RAM |
| CDP1823CD | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:128-Word x 8-Bit LSI Static RAM |
| CDP1823CD/B | 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。