- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379855 > CDMPC823E (Motorola, Inc.) MPC823e Mobile Computing Microprocessor PDF資料下載
參數(shù)資料
| 型號： | CDMPC823E |
| 廠商： | Motorola, Inc. |
| 英文描述： | MPC823e Mobile Computing Microprocessor |
| 中文描述： | MPC823e移動計(jì)算微處理器 |
| 文件頁數(shù)： | 5/12頁 |
| 文件大小： | 235K |
| 代理商： | CDMPC823E |
MOTOROLA
MPC823e Mobile Computing Microprocessor
For More Information On This Product,
Go to: www.freescale.com
5
Video/LCD Controller
— Video Controller
– Supports Digital NTSC/PAL Video Encoders and Digital TFT
– Sequential RGB, 4:4:4, and 4:2:2 YC
Video Formats
– CCIR-656 Compatible 8-Bit Interface Port
– Horizontal Sync, Vertical Sync, Field and Blanking Timing
– Generation with Half-Clock Resolution and Programmable Polarity
– Supports Interlace/Noninterlace Scanning Methods
– Programmable Display Active Area
– Programmable Background Color for Inactive Area
– Glueless Interface for Most Digital Video Encoders
– Hardware Horizontal Scrolling
– Uses Burst Read DMA Cycles for Maximum Bus Performance
– Panel Voltage Control Adjustments for Contrast Set with On-Chip Timers
– End-of-Frame Interrupt Generation
— LCD Controller
– Supports Digital TFT and Passive LCD Panels
– Horizontal Sync, Vertical Sync, Field and Blanking Timing
– Generation with Half-Clock Resolution and Programmable Polarity
– 1-, 2-, or 4-Bit Per Pixel Grayscale Mode Using Advanced Frame Rate Control
Algorithm
– Four or Eight Bits Per Pixel Color Mode
– 4-, 8-, 9-, or 12-Bit Parallel Output to LCD Displays
– Programmable Display Active Area
– Non-Split or Vertically Split Screen Support
– Uses Burst Read DMA Cycles for Maximum Bus Performance
– End-of-Frame Interrupt Generation
– Data for Splits—2+2 or 4+4 Parallel Bits (x+x Refers to x Bits Each for Lower and
Upper Screens in Parallel)
– Built-In Color RAM with 256 12-Bit Entries
– Programmable Wait Time Between Lines and Frames
– Panel Voltage Control Adjustments for Contrast Set with On-Chip Timers
– Programmable Polarity for All LCD Interface Signals
Single-Socket PCMCIA-ATA Interface
— Master Interface, Release 2.1 Compliant
— Single PCMCIA Socket
— Eight Memory or I/O Windows Available
— Eight General-Purpose I/O Pins and Two General-Purpose Output-Only Pins are
Available when the PCMCIA Controller is Not in Operation
r
C
b
(CCIR 601) Digital Component
F
Freescale Semiconductor, Inc.
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDP-RX-02N | CABLE 28AWG 7COND SHLD |
| CDP-TX-02N | CABLE 28AWG 7COND SHLD |
| CDP-TX02 | UHF Narrow Band Multi Channel Transmitter/Receiver |
| CDP1020 | SMBus/I2C ACPI Dual Device Bay Controller |
| CDP1802AC | High-Reliability CMOS 8-Bit Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDMPIH | 制造商:SUMIDA 制造商全稱:Sumida Corporation 功能描述:Power Inductor |
| CDMPIH10D48/T125 | 制造商:SUMIDA 制造商全稱:Sumida Corporation 功能描述:Power Inductor |
| CDMPIH10D48T125 | 制造商:SUMIDA 制造商全稱:Sumida Corporation 功能描述:SMD Power Inductor |
| CDMPIH10D48T125NP-101MC | 制造商:SUMIDA 制造商全稱:Sumida Corporation 功能描述:Power Inductor |
| CDMPIH10D48T125NP-110MC | 制造商:SUMIDA 制造商全稱:Sumida Corporation 功能描述:Power Inductor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。