- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379831 > CDC9842 (Texas Instruments, Inc.) PC Motherboard Clock Sythesizer/Drivers with 3 - State Outputs(PC母板時(shí)鐘合成器/驅(qū)動(dòng)器(三態(tài)輸出)) PDF資料下載
參數(shù)資料
| 型號(hào)： | CDC9842 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | PC Motherboard Clock Sythesizer/Drivers with 3 - State Outputs(PC母板時(shí)鐘合成器/驅(qū)動(dòng)器(三態(tài)輸出)) |
| 中文描述： | 電腦主板時(shí)鐘Sythesizer / 3驅(qū)動(dòng)器-態(tài)輸出（電腦母板時(shí)鐘合成器/驅(qū)動(dòng)器（三態(tài)輸出）） |
| 文件頁(yè)數(shù)： | 5/7頁(yè) |
| 文件大?。?/td> | 132K |
| 代理商： | CDC9842 |
CDC9842
PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER
WITH 3-STATE OUTPUTS
SCAS546B – NOVEMBER 1995 – REVISED MAY 1996
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended ranges of supply voltage and operating free-air
temperature
MIN
MAX
UNIT
After SEL1, SEL0
After OE
↑
After power up
5
Stabilization time
5
5
ms
Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained,
a fixed-frequency, fixed-phase reference signal must be present at X1. Until phase lock is obtained, the specifications for propagation delay and
skew parameters given in the switching characteristics table are not applicable.
switching characteristics (see Figures 1 and 2)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
VCC = 3.135 V
to 3.6 V,
TA = 0
°
C to 70
°
C
MIN
UNIT
MAX
tk
HCLKn
200
ps
tskew
PCLKn
400
ps
Offset
HCLKn
PCLKn
1
4
ns
Jitter
HCKLn
±
250
±
350
ps
PCLKn
ps
Duty cycle
Any output
45%
55%
HCKLn
SEL0 = L, SEL1 = L
SEL0 = L, SEL1 = H
20
ns
ns
16.7
t
tc
SEL0 = H, SEL1 = L
15
ns
PCLKn
SEL0 = L, SEL1 = L
40
ns
SEL0 = L, SEL1 = H
33.3
ns
SEL0 = H, SEL1 = L
30
ns
t§
tr§
HCLKn
2
ns
PCKLn
HCKLn
2
ns
tf§
PCLKn
Specifications are applicable only after the PLL stabilization time has elapsed.
§Rise and fall times are characterized using the load circuits shown in Figure 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDC9843 | PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS |
| CDC9843DW | PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS |
| CDC9843DWR | PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS |
| CDCD5704_07 | Rambus XDR CLOCK GENERATOR |
| CDCDLP223_07 | 3.3 V Clock Synthesizer for DLP Systems |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDC9842DW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CDC9842DWR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CDC9843 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS |
| CDC9843DW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CDC9843DWR | 制造商:Texas Instruments 功能描述:CPU SYSTEM CLOCK GENERATOR, 28 Pin, Plastic, SOP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。