- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄16993 > CDB5526 (Cirrus Logic Inc)EVAL BOARD FOR CS5526 PDF資料下載
參數(shù)資料
| 型號(hào)： | CDB5526 |
| 廠商： | Cirrus Logic Inc |
| 文件頁(yè)數(shù)： | 8/30頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR CS5526 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 20 |
| 采樣率（每秒）： | 606 |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±2.5 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 9.4mW @ 15SPS，5 V |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | CS5526 |
| 已供物品： | 板，CD |
| 相關(guān)產(chǎn)品： | CS5526-BSZR-ND - IC ADC 20BIT W/4BIT LATCH 20SSOP 598-1108-5-ND - IC ADC 20BIT W/4BIT LATCH 20SSOP |
| 其它名稱： | 598-1014 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)
CS5525 CS5526
16
DS202F5
Charge Pump Drive
The CPD (Charge Pump Drive) pin of the convert-
ers can be used with external components (shown
in Figure 1) to develop an appropriate negative bias
voltage for the NBV pin. When CPD is used to gen-
erate the NBV, the NBV voltage is regulated with
an internal regulator loop referenced to VA+.
Therefore, any change on VA+ results in a propor-
tional change on NBV. With VA+ = 5 V, NBV’s
regulation is set proportional to VA+ at approxi-
mately -2.1 V.
Figure 3 illustrates a means of supplying NBV volt-
age from a -5 V supply. For ground based signals
with the instrumentation amplifier engaged (when
in the 25mV, 55mV, or 100mV ranges), the voltage
on the NBV pin should at no time be less negative
than -1.8 V or more negative than -2.5 V. To pre-
vent excessive voltage stress to the chip the NBV
voltage should not be more negative than -3.0 V.
The components in Figure 1 are the preferred com-
ponents for the CPD filter. However, smaller ca-
pacitors can be used with acceptable results. The
10 F ensures very low ripple on NBV. Intrinsic
safety requirements prohibit the use of electrolytic
capacitors. In this case, two 0.47 F ceramic capac-
itors in parallel can be used.
The CPD pin itself is a tri-state output and enters
tri-state whenever the converters are placed into the
Sleep Mode, Standby Mode, or when the charge
pump is disabled (when the Pump Disable bit, bit
D8 in the configuration register, is set). Once in tri-
state, the digital current can increase if this CPD
output floats near 1/2 digital supply. To ensure the
CPD pin stays near ground and to minimize the
digital current, add a 5M
resistor between it and
DGND (see Figure 1). If the resistor is left out, the
digital supply current may increase from 2
A to 10
A.
Voltage Reference
The CS5525/26 are specified for operation with a
2.5 V reference voltage between the VREF+ and
VREF- pins of the devices. For a single-ended ref-
erence voltage, such as the LT1019-2.5, the refer-
ence’s output is connected to the VREF+ pin of the
CS5525/26. The ground reference for the LT1019-
2.5 is connected to the VREF- pin.
The differential voltage between the VREF+ and
VREF- can be any voltage from 1.0 V up to 3.0 V,
however, the VREF- pin can not go below analog
ground.
Calibration
The CS5525/26 offer five different calibration
functions including self calibration and system cal-
ibration. However, after the CS5525/26 are reset,
they can perform measurements without being cal-
ibrated. In this case, the converters will utilize the
initialized values of the on-chip registers (Gain =
1.0, Offset = 0.0) to calculate output words for the
±100 mV range. Any initial offset and gain errors
in the internal circuitry of the chips will remain.
The gain and offset registers, which are used for
both self and system calibration, are used to set the
zero and full-scale points of the converter’s transfer
function. One LSB in the offset register is 2-24 pro-
portion of the input span (bipolar span is 2 times the
unipolar span). The MSB in the offset register de-
termines if the offset to be trimmed is positive or
negative (0 positive, 1 negative). The converters
can typically trim ±50 percent of the input span.
The gain register spans from 0 to (2 - 2-23). The
decimal equivalent meaning of the gain register is
where the binary numbers have a value of either
zero or one (b0 corresponds to the MSB). Refer to
Table
4 for details.
Db
02
0
b
12
1
–
b
22
2
–
… b
N2
N
–
++
+
b
i2
i
–
i
0
=
N
∑
==
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 1025R-40K | COIL 6.8UH MOLDED UNSHIELDED |
| 222A111-4/86-0 | BOOT MOLDED |
| VI-J0Y-EX | CONVERTER MOD DC/DC 3.3V 49.5W |
| VE-J7V-EY | CONVERTER MOD DC/DC 5.8V 50W |
| 0150150623 | CABLE FLAT FLEX 23POS .3MM 6" |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB5528 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Evaluation Board and Software |
| CDB5529 | 功能描述:EVAL BOARD FOR CS5529 RoHS:否 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| CDB5530U | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 Eval Bd 24-Bit 1-Ch Low-Noise ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類(lèi)型:ADC 工具用于評(píng)估:ADS130E08 接口類(lèi)型:SPI 工作電源電壓:- 6 V to + 6 V |
| CDB5532U | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 Eval Bd 24Bit ADC w/ Ultra Low-Noise USB RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類(lèi)型:ADC 工具用于評(píng)估:ADS130E08 接口類(lèi)型:SPI 工作電源電壓:- 6 V to + 6 V |
| CDB5534U | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 Eval Bd 24Bit ADC w/ Ultra Low-Noise USB RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類(lèi)型:ADC 工具用于評(píng)估:ADS130E08 接口類(lèi)型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。