- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16993 > CDB5525 (Cirrus Logic Inc)EVAL BOARD FOR CS5525 PDF資料下載
參數(shù)資料
| 型號： | CDB5525 |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 7/30頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR CS5525 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 606 |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | 0 ~ 5 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 9.4mW @ 15SPS，5 V |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | CS5525 |
| 已供物品： | 板，CD |
| 相關(guān)產(chǎn)品： | CS5525-ASZR-ND - IC ADC 16BIT W/4BIT LATCH 20SSOP 598-1107-5-ND - IC ADC 16BIT W/4BIT LATCH 20SSOP |
| 其它名稱： | 598-1013 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
CS5525 CS5526
DS202F5
15
differential output voltage from the amplifier ex-
ceeds 2.8 V, the amplifier may saturate, which will
cause a measurement error.
The input voltage into the modulator must not
cause the modulator to exceed a low of 20 percent
or a high of 80 percent 1's density. The nominal full
scale input span of the modulator (from 30 percent
to 70 percent 1’s density) is determined by the
VREF voltage divided by the Gain Factor. See Ta-
ble 3 to determine if the CS5525/26 are being used
properly. For example, in the 55 mV range to de-
termine the nominal input voltage to the modulator,
divide VREF (2.5 V) by the Gain Factor (2.2727).
When a smaller voltage reference is used, the re-
sulting code widths are smaller causing the con-
verter output codes to exhibit more changing codes
for a fixed amount of noise. Table 3 is based upon
a VREF = 2.5 V. For other values of VREF, the val-
ues in Table 3 must be scaled accordingly.
AIN and VREF pins. The dynamic input current for
each of the pins can be determined from the models
shown and is dependent upon the setting of the CFS
(Chop Frequency Select) bit. The effective input
impedance for the AIN+ and AIN- pins remains
constant for the three low level measurement rang-
es (25 mV, 55 mV, and 100 mV). The input current
is lowest with the CFS bit cleared to logic 0.
Note: Residual noise appears in the converter’s baseband for
output word rates greater than 60 Sps if CFS is logic 0. By set-
ting CFS to logic 1, the amplifier’s chop frequency chops at
32768 Hz eliminating the residual noise, but increasing the
current. Note that C=48pF is for input current modeling only.
For physical input capacitance see ‘Input Capacitance’ spec-
ification under ‘Analog Characteristics’ on page 3.
Note:
1. The converter's actual input range, the delta-sigma's nominal full scale input, and the delta-sigma's
maximum full scale input all scale directly with the value of the voltage reference. The values in the
table assume a 2.5 V VREF voltage.
Input Range(1)
Max. Differential Output
20X Amplifier
VREF
Gain Factor
-Σ Nominal(1)
Differential Input
-Σ(1)
Max. Input
± 25 mV
2.8 V (2)
2.5V
5
± 0.5 V
± 0.75 V
± 55 mV
2.8 V (2)
2.5V
2.272727...
± 1.1 V
± 1.65 V
± 100 mV
2.8 V (2)
2.5V
1.25
± 2.0 V
± 3.0 V
± 1.0 V
-
2.5V
2.5
± 1.0 V
± 1.5 V
± 2.5 V
-
2.5V
1.0
± 2.5 V
± 5.0 V
-
2.5V
0.5
± 5.0 V
0V, VA+
Table 3. Relationship between Full Scale Input, Gain Factors, and Internal Analog Signal Limitations
AIN
25m V , 55m V , and 100m V R anges
V
≤ 25m V
i = fV
C
os
n
C = 48pF
C F S = 0 , f = 2 5 6 H z
C F S = 1 , f = 3 2 .7 6 8 kH z
AIN +
1V , 2 .5 V , and 5V R a nges
C = 32pF
i = [(V
) - (V
)] fC
n
AIN +
A IN -
AIN -
f = 32.768 kH z
Figure 8. Input models for AIN+ and AIN- pins
VR E F +
C = 16pF
VR E F -
i
= [(V R E F + ) - (V R E F -)] fC
n
f = 32.768 k H z
Figure 9. Input model for VREF+ and VREF- pins.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 222A111-25/86-0 | BOOT MOLDED |
| VI-J0Z-EY | CONVERTER MOD DC/DC 2V 20W |
| CDB5526 | EVAL BOARD FOR CS5526 |
| 1025R-40K | COIL 6.8UH MOLDED UNSHIELDED |
| 222A111-4/86-0 | BOOT MOLDED |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB5526 | 功能描述:EVAL BOARD FOR CS5526 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| CDB5528 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Evaluation Board and Software |
| CDB5529 | 功能描述:EVAL BOARD FOR CS5529 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| CDB5530U | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Bd 24-Bit 1-Ch Low-Noise ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| CDB5532U | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Bd 24Bit ADC w/ Ultra Low-Noise USB RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。