- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17019 > CDB53L21 (Cirrus Logic Inc)BOARD EVAL FOR CS53L21 ADC PDF資料下載
參數(shù)資料
| 型號： | CDB53L21 |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 23/26頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR CS53L21 ADC |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 2 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 96k |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±2.5 V |
| 在以下條件下的電源（標準）： | 22.45mW @ 48kSPS，2.5 V |
| 工作溫度： | -10°C ~ 70°C |
| 已用 IC / 零件： | CS53L21 |
| 已供物品： | 板，CD |
| 產(chǎn)品目錄頁面： | 756 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | CS53L21-CNZR-ND - IC ADC STEREO 24BIT 98DB 32-QFN 598-1191-ND - IC ADC STEREO 24BIT 98DB 32QFN |
| 其它名稱： | 598-1550 |
6
DS700PP1
CS53L21
1. PIN DESCRIPTIONS - SOFTWARE (HARDWARE) MODE
Pin Name
#
Pin Description
LRCK
1
Left Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the
serial audio data line.
SDA/CDIN
(MCLKDIV2)
2
Serial Control Data (Input/Output) - SDA is a data I/O in IC Mode. CDIN is the input data line for the
control port interface in SPI Mode.
MCLK Divide by 2 (Input) - Hardware Mode: Divides the MCLK by 2 prior to all internal circuitry.
SCL/CCLK
(IS/LJ)
3
Serial Control Port Clock (Input) - Serial clock for the serial control port.
Interface Format Selection (Input) - Hardware Mode: Selects between IS & Left-Justified interface for-
mats for the ADC.
AD0/CS
(TSTN)
4
Address Bit 0 (IC) / Control Port Chip Select (SPI) (Input) - AD0 is a chip address pin in IC Mode; CS
is the chip-select signal for SPI format.
Test In (Input) - Hardware Mode: This pin is an input used for test purposes only and should be tied to
DGND for normal operation.
VA_PULLUP
5
Reference Pull-up (Input) - This pin is an input used for test purposes only and must be pulled-up to VA
using a 47 k
Ω resistor.
TSTO
6
Test Out (Output) - This pin is an output used for test purposes only and must be left “floating” (no con-
nection external to the pin).
AGND
7
Analog Ground (Input) - Ground reference for the internal analog section.
TSTO
8
Test Out (Output) - This pin is an output used for test purposes only and must be left “floating” (no con-
nection external to the pin).
10
9
8
7
6
5
4
3
2
1
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
CS53L21
VD
DGND
SDOUT
(M/S
)
MCLK
TSTN
SCLK
TSTO
NIC
VA
AGND
TST
O
FILT
+
VQ
SDA/CDIN (MCLKDIV2)
SCL/CCLK (IS/LJ)
AD0/CS (TSTN)
TSTO
VL
RESET
AGND
TSTO
AFILTA
AIN1A
AIN1B
AIN2A
AIN2B/BIAS
MICIN1/AIN3A
MICIN2/BIAS/AIN3B
AFILTB
VA_PULLUP
LRCK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MLG1005S36NJ | INDUCTOR MULTILAYER 36NH 0402 |
| EBM28DSES-S243 | CONN EDGECARD 56POS .156 EYELET |
| CDB5346 | BOARD EVAL FOR CS5346 |
| CDB5345 | EVALUATION BOARD FOR CS5345 |
| ASM06DSEN-S243 | CONN EDGECARD 12POS .156 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB53L30 | 制造商:Cirrus Logic 功能描述:EVAL BD - 4 MIC ADC - Boxed Product (Development Kits) 制造商:Cirrus Logic 功能描述:EVAL BOARD, MIC ADC, CS53L30; Silicon Manufacturer:Cirrus Logic; Silicon Core Number:CS53L30; Kit Application Type:Data Converter; Application Sub Type:Microphone; Kit Contents:Board, Guide |
| CDB53L32A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low Voltage, Stereo A/D Converter |
| CDB5451 | 制造商:Cirrus Logic 功能描述:Tools Development kit Kit Con |
| CDB5451A | 功能描述:EVAL BOARD CS5451A 6CH ADC RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| CDB5460A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Evaluation Board and Software |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。