參數(shù)資料
型號(hào): CD74HCT193M
廠商: Texas Instruments, Inc.
英文描述: LM8333 Mobile I/O Companion Supporting Key-Scan, I/O Expansion, PWM, and ACCESS.bus Host Interface; Package: LLP; No of Pins: 32
中文描述: 高速CMOS邏輯預(yù)置同步4位向上/向下計(jì)數(shù)器
文件頁(yè)數(shù): 9/11頁(yè)
文件大?。?/td> 67K
代理商: CD74HCT193M
9
FIGURE 2. CD74HC193 SYNCHRONOUS BINARY COUNTERS, TYPICAL RESET, PRESET AND COUNT SEQUENCES
FIGURE 3. CLOCK TO OUTPUT DELAYS AND CLOCK PULSE
WIDTH
FIGURE 4. CLOCK TO TERMINAL COUNT DELAYS
FIGURE 5. PARALLEL LOAD PULSE WIDTH, PARALLEL
LOAD TO OUTPUT DELAYS, AND PARALLEL
LOAD TO CLOCK RECOVERY TIME
FIGURE 6. MASTER RESET PULSE WIDTH, MASTER RESET
TO OUTPUT DELAY AND MASTER RESET TO
CLOCK RECOVERY TIME
Test Circuits and Waveforms
(Continued)
MASTER RESET
ASYNCHRONOUS PARALLEL LOAD
PRESET DATA
P0
P1
P2
P3
CLOCK UP
CLOCK DOWN
OUTPUTS
Q
0
Q
1
Q
2
Q
3
TERMINAL COUNT UP
TERMINAL COUNT DOWN
0
13
14
15
0
1
2
COUNT DOWN
COUNT UP
RESET
1
0
15
14
13
PRESET
SEQUENCES:
1. RESET OUTPUTS TO ZERO.
2. LOAD (PRESET) TO BINARY THIRTEEN.
3. COUNT UP TO FOURTEEN,
FIFTEEN, TERMINAL COUNT UP,
ZERO, ONE AND TWO.
4. COUNT DOWN TO ONE, ZERO,
TERMINAL COUNT DOWN,
FIFTEEN, FOURTEEN AND
THIRTEEN.
NOTES:
1. Master reset overrides load data and clock inputs.
2. When counting up, clock-down input must be high.
When counting down, clock-up input must be high.
CPU OR CPD
l/f
MAX
INPUT LEVEL
V
S
V
S
V
S
t
PHL
t
PLH
V
S
Q
n
V
S
t
W
INPUT LEVEL
TCU OR TCD
t
PHL
t
PLH
V
S
V
S
CPU OR CPD
V
S
V
S
INPUT LEVEL
INPUT LEVEL
INPUT LEVEL
CPU OR CPD
V
S
V
S
t
PLH
Q
n
V
S
t
W
V
S
V
S
V
S
t
W
Pn
PL
t
PHL
t
REC
V
S
MR
CPU OR CPD
Q
n
t
PHL
V
S
V
S
INPUT LEVEL
t
REC
INPUT LEVEL
V
S
V
S
t
W
CD74HC192, CD74HC193, CD74HCT193
相關(guān)PDF資料
PDF描述
CD74HCT242 High Speed CMOS Logic Quad-Bus Transceiver with Three-State Outputs
CD74HCT356M96 High-Speed CMOS Logic 8-Input Multiplexer/Register, Three-State
CD74HCT366 LM95241 Dual Remote Diode Temperature Sensor with SMBus Interface and TruTherm™ Technology (65nm/90nm); Package: MINI SOIC; No of Pins: 8
CD74HCT4050MT High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HCT4052SM High Speed CMOS Logic Analog Multiplexers/Demultiplexers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD74HCT194E 功能描述:計(jì)數(shù)器移位寄存器 High Speed CMOS 4-Bit Shift Register RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
CD74HCT194EE4 功能描述:計(jì)數(shù)器移位寄存器 High Speed CMOS 4-Bit Shift Register RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
CD74HCT195E 制造商:Rochester Electronics LLC 功能描述:- Bulk
CD74HCT20E 功能描述:邏輯門(mén) Hi-Speed CMOS Logic Dual 4-Inp NAND Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
CD74HCT20EE4 功能描述:邏輯門(mén) Hi-Speed CMOS Logic Dual 4-Inp NAND Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel