- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄353027 > CD4046BCMX (FAIRCHILD SEMICONDUCTOR CORP) Analog Phase-Locked Loop PDF資料下載
參數(shù)資料
| 型號(hào)： | CD4046BCMX |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Analog Phase-Locked Loop |
| 中文描述： | PHASE LOCKED LOOP, PDSO16 |
| 封裝： | 0.150 INCH, MS-012, SOIC-16 |
| 文件頁數(shù)： | 1/14頁 |
| 文件大?。?/td> | 310K |
| 代理商： | CD4046BCMX |
TLF5968
CD4046BMCD4046BC
Micropower
Phase-Locked
Loop
November 1995
CD4046BMCD4046BC Micropower Phase-Locked Loop
General Description
The CD4046B micropower phase-locked loop (PLL) con-
sists of a low power linear voltage-controlled oscillator
(VCO) a source follower a zener diode and two phase
comparators The two phase comparators have a common
signal input and a common comparator input The signal
input can be directly coupled for a large voltage signal or
capacitively coupled to the self-biasing amplifier at the sig-
nal input for a small voltage signal
Phase comparator I an exclusive OR gate provides a digital
error signal (phase comp I Out) and maintains 90 phase
shifts at the VCO center frequency Between signal input
and comparator input (both at 50% duty cycle) it may lock
onto the signal input frequencies that are close to harmon-
ics of the VCO center frequency
Phase comparator II is an edge-controlled digital memory
network It provides a digital error signal (phase comp II
Out) and lock-in signal (phase pulses) to indicate a locked
condition and maintains a 0 phase shift between signal in-
put and comparator input
The linear voltage-controlled oscillator (VCO) produces an
output signal (VCO Out) whose frequency is determined by
the voltage at the VCOIN input and the capacitor and resis-
tors connected to pin C1A C1B R1 and R2
The source follower output of the VCOIN (demodulator Out)
is used with an external resistor of 10 kX or more
The INHIBIT input when high disables the VCO and source
follower to minimize standby power consumption The zener
diode is provided for power supply regulation if necessary
Features
Y
Wide supply voltage range
30V to 18V
Y
Low dynamic
70 mW (typ) at
power consumption
fo e 10 kHz VDD e 5V
Y
VCO frequency
13 MHz (typ) at VDD e 10V
Y
Low frequency drift
006% CatVDD e 10V
with temperature
Y
High VCO linearity
1% (typ)
Applications
Y
FM demodulator and modulator
Y
Frequency synthesis and multiplication
Y
Frequency discrimination
Y
Data synchronization and conditioning
Y
Voltage-to-frequency conversion
Y
Tone decoding
Y
FSK modulation
Y
Motor speed control
Block
Connection Diagrams
TLF5968 – 1
FIGURE 1
Dual-In-Line Package
TLF5968 – 2
Top View
Order Number CD4046B
C1995 National Semiconductor Corporation
RRD-B30M115Printed in U S A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD4070BCMX | Quad 2-input Exclusive OR (XOR) Gate |
| CD4069UBCM | Inverter Circuits |
| CD4069UBCN | Inverter Circuits |
| CY2308SI-5H | 3.3V Zero Delay Buffer |
| CY2308SXC-1 | 3.3V Zero Delay Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD4046BCN | 功能描述:鎖相環(huán) - PLL Phase-Locked Loop RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CD4046BE | 功能描述:鎖相環(huán) - PLL Micropower PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CD4046BE | 制造商:Texas Instruments 功能描述:Micropower phase locked loop CMOS famil |
| CD4046BE | 制造商:Texas Instruments 功能描述:IC 4000 CMOS 4046 DIP16 18V |
| CD4046BEE4 | 功能描述:鎖相環(huán) - PLL Micropower PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。