
Discontinued
Part
2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
1
CAT24FC64
64K-Bit I2C Serial CMOS EEPROM
Doc. No. 1046, Rev. K
PIN FUNCTIONS
Pin Name
Function
A0, A1, A2
Address Inputs
SDA
Serial Data/Address
SCL
Serial Clock
WP
Write Protect
VCC
+2.5V to +5.5V Power Supply
VSS
Ground
NC
No Connect
DESCRIPTION
The CAT24FC64 is a 64K-bit Serial CMOS EEPROM
internally organized as 8,192 words of 8 bits each.
Catalyst’s advanced CMOS technology substantially
reduces device power requirements. The CAT24FC64
* Catalyst Semiconductor is licensed by Philips Corporation to carry the I2C Bus Protocol.
features a 64-byte page write buffer. The device oper-
ates via the I2C bus serial interface and is available in 8-
pin DIP, SOIC, TSSOP and TDFN packages.
PIN CONFIGURATION
BLOCK DIAGRAM
I Fast mode I2C bus compatible*
I Max clock frequency:
- 400KHz for VCC=2.5V to 5.5V
I Schmitt trigger filtered inputs for noise suppression
I Low power CMOS technology
I 64-byte page write buffer
I Self-timed write cycle with auto-clear
FEATURES
DIP Package (P, L, GL)
I Industrial and extended
temperature ranges
I 5 ms max write cycle time
I Write protect feature
– entire array protected when WP at V
IH
I 1,000,000 program/erase cycles
I 100 year data retention
I 8-pin DIP, 8-pin SOIC (JEDEC), 8-pin SOIC
(EIAJ), 8-pin TSSOP and TDFN packages
A1
A2
VSS
A1
A2
VCC
WP
SCL
SDA
1
2
3
4
8
7
6
5
A0
VCC
WP
SCL
SDA
1
2
3
4
8
7
6
5
VSS
A0
TDFN Package (RD2, ZD2)
1
2
3
4
8
7
6
5
A0
A1
A2
VSS
VCC
WP
SCL
SDA
(Top View)
DOUT
ACK
SENSE AMPS
SHIFT REGISTERS
CONTROL
LOGIC
WORD ADDRESS
BUFFERS
START/STOP
LOGIC
STATE COUNTERS
SLAVE
ADDRESS
COMPARATORS
EEPROM
128X512
VCC
EXTERNAL LOAD
COLUMN
DECODERS
XDEC
DATA IN STORAGE
HIGH VOLTAGE/
TIMING CONTROL
VSS
WP
SCL
SDA
128
512
A0
A1
A2
A1
A2
A0
VCC
WP
SCL
SDA
1
2
3
4
8
7
6
5
VSS
TSSOP Package (U, Y, GY)
SOIC Package
(J, W, K, X, GW, GX)