- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366686 > CAT24C023 2K,Supervisory Circuits with IIC Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer(帶2K IIC串行CMOS EEPROM，精密復(fù)位控制器和看門狗定時器的監(jiān)控電路) PDF資料下載
參數(shù)資料
| 型號： | CAT24C023 |
| 英文描述： | 2K,Supervisory Circuits with IIC Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer(帶2K IIC串行CMOS EEPROM，精密復(fù)位控制器和看門狗定時器的監(jiān)控電路) |
| 中文描述： | 2K的監(jiān)控電路與國際進(jìn)口的CMOS串行EEPROM的，精密復(fù)位控制器和看門狗定時器（帶2K進(jìn)口證的CMOS串行EEPROM的，精密復(fù)位控制器和看門狗定時器的監(jiān)控電路） |
| 文件頁數(shù)： | 7/12頁 |
| 文件大小： | 85K |
| 代理商： | CAT24C023 |
CAT24C163/083/043/023
7
Advanced
Doc. No. 25080-00 3/98 M-1
ACKNOWLEDGE
1
START
SCL FROM
MASTER
8
9
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
Figure 5. Acknowledge Timing
Figure 6. Slave Address Bits
FUNCTIONAL DESCRIPTION
The CAT24CXXX supports the I
2
C Bus data transmis-
sion protocol. This Inter-Integrated Circuit Bus protocol
defines any device that sends data to the bus to be a
transmitter and any device receiving data to be a re-
ceiver. The transfer is controlled by the Master device
which generates the serial clock and all START and
STOP conditions for bus access. The CAT24CXXX
operates as a Slave device. Both the Master device and
Slave device can operate as either transmitter or re-
ceiver, but the Master device controls which mode is
activated.
I
2
C BUS PROTOCOL
The features of the I
2
C bus protocol are defined as
follows:
(1) Data transfer may be initiated only when the bus is
not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any changes in
the data line while the clock line is high will be interpreted
as a START or STOP condition.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT24CXXX monitors the
SDA and SCL lines and will not respond until this
condition is met.
* 'X' Corresponds to Don't Care Bits (can be a zero or a one)
** a8, a9 and a10 correspond to the address of the memory array address word.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
DEVICE ADDRESSING
The Master begins a transmission by sending a START
condition. The Master sends the address of the particu-
lar slave device it is requesting. The four most significant
bits of the 8-bit slave address are fixed as 1010.
The next three bits (Fig. 6) define memory addressing.
For the 24C023, the three bits are don't care. For the
24C043, the next two bits are don't care and the third bit
is the high order address bit. For the 24C083, the next
bit is don't care and the successive bits define the higher
order address bits. For the 24C163 the three bits define
higher order bits.
The last bit of the slave address specifies whether a
Read or Write operation is to be performed. When this
bit is set to 1, a Read operation is selected, and when set
to 0, a Write operation is selected.
After the Master sends a START condition and the slave
address byte, the CAT24CXXX monitors the bus and
responds with an acknowledge (on the SDA line) when
its address matches the transmitted slave address. The
CAT24CXXX then performs a Read or Write operation
depending on the state of the R/
W
bit.
1
0
1
0
X
X
X
R/W
1
0
1
0
X
X
a8
R/W
24C023
24C043
1
0
1
0
X
a9
a8
R/W
1
0
1
0
a10
a9
a8
R/W
24C083
24C163
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT24C043 | 4K,Supervisory Circuits with IIC Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer(帶4K IIC串行CMOS EEPROM，精密復(fù)位控制器和看門狗定時器的監(jiān)控電路) |
| CAT24C083 | 8K,Supervisory Circuits with IIC Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer(帶8K IIC串行CMOS EEPROM，精密復(fù)位控制器和看門狗定時器的監(jiān)控電路) |
| CAT24C163 | 16K,Supervisory Circuits with IIC Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer(帶16K IIC串行CMOS EEPROM，精密復(fù)位控制器和看門狗定時器的監(jiān)控電路) |
| CAT24C02C | 2K-Bit Serial EEPROM(2K位（256字x8位）串行EEPROM) |
| CAT24C02CW | I2C Serial EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT24C023J25TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog Timer |
| CAT24C023J-28TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog Timer |
| CAT24C023J-30TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog Timer |
| CAT24C023J-42TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog Timer |
| CAT24C023J-45TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog Timer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。