- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379730 > CA3338 (Intersil Corporation) CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters(CMOS視頻速度，8-Bit，50 MSPS，R2R D/A轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | CA3338 |
| 廠商： | Intersil Corporation |
| 英文描述： | CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters(CMOS視頻速度，8-Bit，50 MSPS，R2R D/A轉(zhuǎn)換器) |
| 中文描述： | CMOS視頻速度，8位，50 MSPS的，R2R D / A轉(zhuǎn)換的CMOS（視頻速度,8 -位，50 MSPS的，R2R的D / A轉(zhuǎn)換器） |
| 文件頁數(shù)： | 5/10頁 |
| 文件大?。?/td> | 232K |
| 代理商： | CA3338 |
5
CA3338, CA3338A
Digital Signal Path
The digital inputs (LE, COMP, and D0 - D7) are of TTL
compatible HCT High Speed CMOS design: the loading is
essentially capacitive and the logic threshold is typically
1.5V.
The 8 data bits, D0 (weighted 2
0
) through D7 (weighted 2
7
),
are applied to Exclusive OR gates (see Functional Diagram).
The COMP (data complement) control provides the second
input to the gates: if COMP is high, the data bits will be
inverted as they pass through.
The input data and the LE (latch enable) signals are next
applied to a level shifter. The inputs, operating between the
levels of V
DD
and V
SS
, are shifted to operate between V
DD
and V
EE
. V
EE
optionally at ground or at a negative voltage,
will be discussed under bipolar operation. All further logic
elements except the output drivers operate from the V
DD
and V
EE
supplies.
The upper 3 bits of data, D5 through D7, are input to a 3-to-7
line bar graph encoder. The encoder outputs and D0 through
D4 are applied to a feedthrough latch, which is controlled by
LE (latch enable).
Latch Operation
Data is fed from input to output while LE is low: LE should be
tied low for non-clocked operation.
Non-clocked operation or changing data while LE is low is
not recommended for applications requiring low output
“glitch” energy: there is no guarantee of the simultaneous
changing of input data or the equal propagation delay of all
bits through the converter. Several parameters are given if
the converter is to be used in either of these modes: t
D2
gives the delay from the input changing to the output
changing (10%), while t
SU2
and t
H
give the set up and hold
times (referred to LE rising edge) needed to latch data. See
Figures 1 and 2.
Clocked operation is needed for low “glitch” energy use. Data
must meet the given t
SU1
set up time to the LE falling edge,
and the t
H
hold time from the LE rising edge. The delay to
the output changing, t
D1
, is now referred to the LE falling
edge.
There is no need for a square wave LE clock; LE must only
meet the minimum t
W
pulse width for successful latch
operation. Generally, output timing (desired accuracy of
settling) sets the upper limit of usable clock frequency.
Output Structure
The latches feed data to a row of high current CMOS drivers,
which in turn feed a modified R2R ladder network.
The “N” channel (pull down) transistor of each driver plus the
bottom “2R” resistor are returned to V
REF
- this is the (-) full-
scale reference. The “P” channel (pull up) transistor of each
driver is returned to V
REF
+, the (+) full-scale reference.
In unipolar operation, V
REF
- would typically be returned to
analog ground, but may be raised above ground (see
specifications). There is substantial code dependent current
that flows from V
REF
+ to V
REF
- (see V
REF
+ input current in
specifications), so V
REF
- should have a low impedance path
to ground.
Pin Descriptions
PIN
NAME
DESCRIPTION
1
D7
Most Significant Bit
2
D6
Input
3
D5
Data
4
D4
Bits
5
D3
(High = True)
6
D2
7
D1
8
V
SS
Digital Ground
9
D
0
V
EE
Least Significant Bit. Input Data Bit
10
Analog Ground
11
V
REF
-
Reference Voltage Negative Input
12
V
OUT
Analog Output
13
V
REF
+
Reference Voltage Positive Input
14
COMP
Data Complement Control input. Active High
15
LE
Latch Enable Input. Active Low
16
V
DD
Digital Power Supply, +5V
INPUT DATA
LATCH
ENABLE
t
SU1
t
SU2
t
W
t
H
LATCHED
LATCHED
DATA
FEEDTHROUGH
FIGURE 1. DATA TO LATCH ENABLE TIMING
t
D1
t
D2
t
r
t
S
1
/
2
LSB
1
/
2
LSB
90%
10%
INPUT
DATA
LATCH
ENABLE
OUTPUT
VOLTAGE
FIGURE 2. DATA AND LATCH ENABLE TO OUTPUT TIMING
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CA3338A | CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters(CMOS視頻速度，8-Bit，50 MSPS，R2R D/A轉(zhuǎn)換器) |
| CA3420EZ | 0.5MHz, Low Supply Voltage, Low Input Current BiMOS Operational Amplifier |
| CA3420 | 0.5MHz, Low Supply Voltage, Low Input Current BiMOS Operational Amplifiers |
| CA3420A | 0.5MHz, Low Supply Voltage, Low Input Current BiMOS Operational Amplifiers |
| CA3420AT | 0.5MHz, Low Supply Voltage, Low Input Current BiMOS Operational Amplifiers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CA3338_04 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters |
| CA3338A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters |
| CA3338AD | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters |
| CA3338AE | 功能描述:IC CONV D/A R2R CMOS 8-BIT 16DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| CA3338AEZ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16 INDTEMP VID D/A 8BIT 50MHZ 0 75 LSB RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。