- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379729 > CA3304AE (INTERSIL CORP) 4-Bit, 25 MSPS, Flash A/D Converters PDF資料下載
參數(shù)資料
| 型號： | CA3304AE |
| 廠商： | INTERSIL CORP |
| 元件分類： | ADC |
| 英文描述： | 4-Bit, 25 MSPS, Flash A/D Converters |
| 中文描述： | 1-CH 4-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDIP16 |
| 封裝： | PLASTIC, DIP-16 |
| 文件頁數(shù)： | 3/11頁 |
| 文件大?。?/td> | 117K |
| 代理商： | CA3304AE |
4-9
Allowable Input Bandwidth
(Note 4)
-
25
f
CLK
/2
-
MHz
-3dB Input Bandwidth
-
40
MHz
REFERENCE INPUTS
Input Range
V
REF
+ Range
V
REF
- Range
Resistor Ladder Impedance
(Note 4)
V
AA
- +0.5
V
AA
-
640
-
V
AA
+
V
AA
+ -0.5
960
V
(Note 4)
-
V
Input Loading
V
IN
= 5V, CLK = Low
-
DIGITAL INPUTS
Digital Input
Maximum V
IN
, Low
CLOCK
(Notes 3, 4)
-
-
0.3 x V
AA
0.3 x V
DD
-
V
CE1, CE2
(Note 4)
-
-
V
Minimum V
IN
, High
CLOCK
(Notes 3, 4)
0.7 x V
AA
0.7 x V
DD
-
-
V
CE1, CE2
(Note 4)
-
-
V
Input Leakage, Except CLK
V = 0V, 5V
-
±
1
μ
A
Input Leakage, CLK
(Note 3)
-
±
100
±
150
μ
A
DIGITAL OUTPUTS
Digital Outputs
Output Low (Sink) Current
V
O
= 0.4V
V
O
= 4.6V
V
O
= 0V, 5V
6
-
-
mA
Output High (Source) Current
-3
-
-
mA
Three-State Leakage Current
-
±
0.2
±
5
μ
A
TIMING CHARACTERISTICS
Conversion Timing
Maximum Conversion Speed
Auto-Balance Time (
φ
1)
Sample Time (
φ
2)
CLK = Square Wave
25
35
-
MSPS
20
-
-
ns
20
-
5000
ns
Output Timing
Data Valid Delay
(Note 4)
-
30
40
ns
Data Hold Time
(Note 4)
15
25
-
ns
Output Enable Time
-
15
-
ns
Output Disable Time
-
10
-
ns
POWER SUPPLY CHARACTERISTICS
Device Current, I
AA
Continuous Clock
Continuous
φ
2
Continuous
φ
1
-
5.5
-
mA
-
0.4
-
mA
-
2
-
mA
Device Current, I
DD
Continuous Clock
Continuous
φ
2
-
1.5
-
mA
V
AA
+ = 5V,
V
SS
= CE1 = V
AA
- = CLK = GND
V
AA
+ = 7V
-
5
10
mA
Continuous
φ
1
-
5
20
mA
NOTES:
1. Full scale input range, V
REF
+ - V
REF
-, may be in the range of 0.5V to V
AA
+ -V
AA
- volts. Linearity errors increase at lower full scale ranges,
however.
2. Input current is due to energy transferred to the input at the start of the sample period. The average value is dependent on input and VDD
voltage.
3. The CLK input is a CMOS inverter with a 50k
feedback resistor. It operates from the V
AA
+ and V
AA
- supplies. It may be AC-coupled
with a 1V
P-P
minimum source.
4. Parameter not tested, but guaranteed by design or characterization.
Electrical Specifications
T
A
= 25
o
C, V
REF
+ = 2V, V
DD
= V
AA
+ = 5V, V
AA
- = V
REF
- = V
SS
= GND, f
CLK
= 25MHz
Unless Otherwise Specified
(Continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
CA3304, CA3304A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CA3304AM | 4-Bit, 25 MSPS, Flash A/D Converters |
| CA3304D | 4-Bit, 25 MSPS, Flash A/D Converters |
| CA3304E | 4-Bit, 25 MSPS, Flash A/D Converters |
| CA3304M | 4-Bit, 25 MSPS, Flash A/D Converters |
| CA3306J3 | Circular Connector; MIL SPEC:MIL-C-26482, Series I, Crimp; Body Material:Aluminum; Series:PT06; No. of Contacts:41; Connector Shell Size:20; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Gender:Female |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CA3304A-E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
| CA3304AM | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:4-Bit, 25 MSPS, Flash A/D Converters |
| CA3304D | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:4-Bit, 25 MSPS, Flash A/D Converters |
| CA3304E | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:4-Bit, 25 MSPS, Flash A/D Converters |
| CA3304H DIE | 制造商:Harris Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。