- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379729 > CA3282AS2 (INTERSIL CORP) Octal Low Side Power Driver with Serial Bus Control PDF資料下載
參數(shù)資料
| 型號： | CA3282AS2 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 外設及接口 |
| 英文描述： | Octal Low Side Power Driver with Serial Bus Control |
| 中文描述： | 1 A 8 CHANNEL, SIPO BASED PRPHL DRVR, PSFM15 |
| 封裝： | PLASTIC, SIP-15 |
| 文件頁數(shù)： | 4/10頁 |
| 文件大小： | 65K |
| 代理商： | CA3282AS2 |
4
Signal Descriptions
Power Output Drivers, Output 0 - Output 7
- The input and
output bits corresponding to Output 0 thru Output 7 are
transmitted and received most significant bit (MSB) first via
the SPI bus. The outputs are provided with current limiting
and voltage sense functions for fault indication and protec-
tion. The nominal load current for these outputs is 500mA,
with current limiting set to a minimum of 1.05A. An on-chip
clamp circuit capable of handling 500mA is provided at each
output for clamping inductive loads.
RESET
- Active low reset input. When this input line is low,
the shift register and output latches are configured to turn off
all output drivers. A power on clear function may be imple-
mented by connecting this pin to V
DD
with an external resis-
tor, and to V
SS
with an external capacitor. In any case, this
pin must not be left floating.
CE
- Active low chip enable. Data is transferred from the shift
register to the outputs on the rising edge of this signal. The
falling edge of CE loads the shift register with the output volt-
age sense bits coming from the output stages. The output
driver for the MISO pin is enabled when this pin is low. CE
must be a logic low prior to the first serial clock (SCK) and
must remain low until after the last (eighth) serial clock cycle.
A low level on CE also activates an internal disable circuit
used for unlatching output states that are in a fault mode as
FIGURE 1B.
SPI TIMING DIAGRAM
FIGURE 2. BYTE TIMING DIAGRAM WITH ASYNCHRONOUS RESET
Timing Diagrams
(Continued)
CE
(INPUT)
SCK
(INPUT)
MISO
(OUTPUT)
MOSI
(INPUT)
DRIVER
OUTPUT
HIGH
Z
LAST BIT
TRANSMITTED
D70
D60
D10
D71
D61
D11
OLD
FAULT-INDUCED
TURN-OFF
t
PHL
t
PLH
t
UD
(9)
(11)
(10)
(3)
(7)
(6)
(5)
(12)
(13)
(1)
(4)
(2)
(8)
NEW
OLD
NEW
FAULTS
RESET
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
RESET
CE
SCK
MOSI
MISO
OUTPUTS
CA3282
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CA3290A | BiMOS Dual Voltage Comparators with MOSFET Input, Bipolar Output |
| CA3290AE | BiMOS Dual Voltage Comparators with MOSFET Input, Bipolar Output |
| CA3290E | BiMOS Dual Voltage Comparators with MOSFET Input, Bipolar Output |
| CA3290 | BiMOS Dual Voltage Comparators with MOSFET Input, Bipolar Output |
| CA3292A | Quad-Gated Inverting Power Drivers(四個門電路的反相功率驅(qū)動器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CA3290 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:BiMOS Dual Voltage Comparators with MOSFET Input, Bipolar Output |
| CA3290_04 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:BiMOS Dual Voltage Comparators with MOSFET Input, Bipolar Output |
| CA32906-1339 | 制造商:ITT Interconnect Solutions 功能描述:CA3100A10SL-4P-F9(RES) - Bulk |
| CA3290A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:BiMOS Dual Voltage Comparators with MOSFET Input, Bipolar Output |
| CA3290AE | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:BiMOS Dual Voltage Comparators with MOSFET Input, Bipolar Output |
發(fā)布緊急采購，3分鐘左右您將得到回復。