參數(shù)資料
型號: C8051F206
廠商: Silicon Laboratories Inc
文件頁數(shù): 27/146頁
文件大?。?/td> 0K
描述: IC 8051 MCU 8K FLASH 48TQFP
標(biāo)準(zhǔn)包裝: 250
系列: C8051F2xx
核心處理器: 8051
芯體尺寸: 8-位
速度: 25MHz
連通性: SPI,UART/USART
外圍設(shè)備: 欠壓檢測/復(fù)位,POR,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 8KB(8K x 8)
程序存儲器類型: 閃存
RAM 容量: 1.25K x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 32x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 48-TQFP
包裝: 托盤
C8051F2xx
122
Rev. 1.6
16.2. Multiprocessor Communications
Modes 2 and 3 support multiprocessor communication between a master processor and one or more slave
processors by special use of the ninth data bit. When a master processor wants to transmit to one or more
slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that
its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.
Setting the SM2 bit (SCON.5) of a slave processor configures its UART such that when a stop bit is
received, the UART will generate an interrupt only if the ninth bit is logic one (RB8 = 1) signifying an
address byte has been received. In the UART's interrupt handler, software will compare the received
address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its SM2 bit
to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave
their SM2 bits set and do not generate interrupts on the reception of the following data bytes, thereby
ignoring the data. Once the entire message is received, the addressed slave resets its SM2 bit to ignore
all transmissions until it receives the next address byte.
Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple
slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master
processor can be configured to receive all transmissions or a protocol can be implemented such that the
master/slave role is temporarily reversed to enable half-duplex transmission between the original master
and slave(s).
Figure 16.7. UART Multi-Processor Mode Interconnect Diagram
Table 16.2. Oscillator Frequencies for Standard Baud Rates
Oscillator Frequency
(MHz)
Divide Factor
Timer 1 Load Value*
Resulting Baud Rate**
24.0
208
0xF3
115200 (115384)
23.592
205
0xF3
115200 (113423)
22.1184
192
0xF4
115200
18.432
160
0xF6
115200
16.5888
144
0xF7
115200
14.7456
128
0xF8
115200
12.9024
112
0xF9
115200
11.0592
96
0xFA
115200
9.216
80
0xFB
115200
Master
Device
Slave
Device
TX
RX
TX
Slave
Device
RX
TX
Slave
Device
RX
TX
VDD
相關(guān)PDF資料
PDF描述
PIC16C64A-20/L IC MCU OTP 2KX14 PWM 44PLCC
PIC32MX675F512L-80V/BG IC MCU 32BIT 512KB FLASH 121XBGA
PIC32MX695F512L-80I/PT IC MCU 32BIT 512KB FLASH 100TQFP
PIC18LF6627-I/PT IC PIC MCU FLASH 48KX16 64TQFP
PIC18LF2685-I/SP IC PIC MCU FLASH 48KX16 28DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
C8051F206DK 功能描述:開發(fā)板和工具包 - 8051 MCU DEVELOPMENT KIT W/ GLOBAL POWER SPLY RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
C8051F206DK-A 功能描述:DEV KIT FOR C8051F206 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035
C8051F206DK-B 功能描述:DEV KIT FOR C8051F206 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035
C8051F206DK-E 功能描述:DEV KIT FOR C8051F206 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035
C8051F206DK-G 功能描述:開發(fā)板和工具包 - 8051 MCU DEVELOPMENT KIT W/ GLOBAL POWER SPLY RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: