VDD
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� C8051F120-GQ
寤犲晢锛� Silicon Laboratories Inc
鏂囦欢闋佹暩(sh霉)锛� 6/350闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC 8051 MCU FLASH 128K 100TQFP
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� Serial Communication Overview
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 90
绯诲垪锛� C8051F12x
鏍稿績铏曠悊鍣細 8051
鑺珨灏哄锛� 8-浣�
閫熷害锛� 100MHz
閫i€氭€э細 EBI/EMI锛孲MBus锛�2 绶�/I²C锛�锛孲PI锛孶ART/USART
澶栧湇瑷�(sh猫)鍌欙細 娆犲妾㈡脯/寰�(f霉)浣�锛孭OR锛孭WM锛屾韩搴﹀偝鎰熷櫒锛學DT
杓稿叆/杓稿嚭鏁�(sh霉)锛� 64
绋嬪簭瀛樺劜(ch菙)鍣ㄥ閲忥細 128KB锛�128K x 8锛�
绋嬪簭瀛樺劜(ch菙)鍣ㄩ鍨嬶細 闁冨瓨
RAM 瀹归噺锛� 8.25K x 8
闆诲 - 闆绘簮 (Vcc/Vdd)锛� 3 V ~ 3.6 V
鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻涘櫒锛� A/D 8x8b锛�8x12b; D/A 2x12b
鎸暕鍣ㄥ瀷锛� 鍏�(n猫i)閮�
宸ヤ綔婧害锛� -40°C ~ 85°C
灏佽/澶栨锛� 100-TQFP
鍖呰锛� 鎵樼洡
閰嶇敤锛� 336-1285-ND - KIT DEV EMBEDDED MODEM
336-1284-ND - KIT DEV EMBEDDED ETHERNET
336-1224-ND - DEVKIT-F120/21/22/23/24/25/26/27
鍏跺畠鍚嶇ū锛� 336-1223
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�鐣�(d膩ng)鍓嶇6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�绗�90闋�绗�91闋�绗�92闋�绗�93闋�绗�94闋�绗�95闋�绗�96闋�绗�97闋�绗�98闋�绗�99闋�绗�100闋�绗�101闋�绗�102闋�绗�103闋�绗�104闋�绗�105闋�绗�106闋�绗�107闋�绗�108闋�绗�109闋�绗�110闋�绗�111闋�绗�112闋�绗�113闋�绗�114闋�绗�115闋�绗�116闋�绗�117闋�绗�118闋�绗�119闋�绗�120闋�绗�121闋�绗�122闋�绗�123闋�绗�124闋�绗�125闋�绗�126闋�绗�127闋�绗�128闋�绗�129闋�绗�130闋�绗�131闋�绗�132闋�绗�133闋�绗�134闋�绗�135闋�绗�136闋�绗�137闋�绗�138闋�绗�139闋�绗�140闋�绗�141闋�绗�142闋�绗�143闋�绗�144闋�绗�145闋�绗�146闋�绗�147闋�绗�148闋�绗�149闋�绗�150闋�绗�151闋�绗�152闋�绗�153闋�绗�154闋�绗�155闋�绗�156闋�绗�157闋�绗�158闋�绗�159闋�绗�160闋�绗�161闋�绗�162闋�绗�163闋�绗�164闋�绗�165闋�绗�166闋�绗�167闋�绗�168闋�绗�169闋�绗�170闋�绗�171闋�绗�172闋�绗�173闋�绗�174闋�绗�175闋�绗�176闋�绗�177闋�绗�178闋�绗�179闋�绗�180闋�绗�181闋�绗�182闋�绗�183闋�绗�184闋�绗�185闋�绗�186闋�绗�187闋�绗�188闋�绗�189闋�绗�190闋�绗�191闋�绗�192闋�绗�193闋�绗�194闋�绗�195闋�绗�196闋�绗�197闋�绗�198闋�绗�199闋�绗�200闋�绗�201闋�绗�202闋�绗�203闋�绗�204闋�绗�205闋�绗�206闋�绗�207闋�绗�208闋�绗�209闋�绗�210闋�绗�211闋�绗�212闋�绗�213闋�绗�214闋�绗�215闋�绗�216闋�绗�217闋�绗�218闋�绗�219闋�绗�220闋�绗�221闋�绗�222闋�绗�223闋�绗�224闋�绗�225闋�绗�226闋�绗�227闋�绗�228闋�绗�229闋�绗�230闋�绗�231闋�绗�232闋�绗�233闋�绗�234闋�绗�235闋�绗�236闋�绗�237闋�绗�238闋�绗�239闋�绗�240闋�绗�241闋�绗�242闋�绗�243闋�绗�244闋�绗�245闋�绗�246闋�绗�247闋�绗�248闋�绗�249闋�绗�250闋�绗�251闋�绗�252闋�绗�253闋�绗�254闋�绗�255闋�绗�256闋�绗�257闋�绗�258闋�绗�259闋�绗�260闋�绗�261闋�绗�262闋�绗�263闋�绗�264闋�绗�265闋�绗�266闋�绗�267闋�绗�268闋�绗�269闋�绗�270闋�绗�271闋�绗�272闋�绗�273闋�绗�274闋�绗�275闋�绗�276闋�绗�277闋�绗�278闋�绗�279闋�绗�280闋�绗�281闋�绗�282闋�绗�283闋�绗�284闋�绗�285闋�绗�286闋�绗�287闋�绗�288闋�绗�289闋�绗�290闋�绗�291闋�绗�292闋�绗�293闋�绗�294闋�绗�295闋�绗�296闋�绗�297闋�绗�298闋�绗�299闋�绗�300闋�绗�301闋�绗�302闋�绗�303闋�绗�304闋�绗�305闋�绗�306闋�绗�307闋�绗�308闋�绗�309闋�绗�310闋�绗�311闋�绗�312闋�绗�313闋�绗�314闋�绗�315闋�绗�316闋�绗�317闋�绗�318闋�绗�319闋�绗�320闋�绗�321闋�绗�322闋�绗�323闋�绗�324闋�绗�325闋�绗�326闋�绗�327闋�绗�328闋�绗�329闋�绗�330闋�绗�331闋�绗�332闋�绗�333闋�绗�334闋�绗�335闋�绗�336闋�绗�337闋�绗�338闋�绗�339闋�绗�340闋�绗�341闋�绗�342闋�绗�343闋�绗�344闋�绗�345闋�绗�346闋�绗�347闋�绗�348闋�绗�349闋�绗�350闋�
C8051F120/1/2/3/4/5/6/7
C8051F130/1/2/3
Rev. 1.4
103
Table 7.1. ADC2 Electrical Characteristics
VDD = 3.0 V, AV+ = 3.0 V, VREF2 = 2.40 V (REFBE = 0), PGA gain = 1, 鈥�40 to +85 掳C unless otherwise specified.
Parameter
Conditions
Min
Typ
Max
Units
DC Accuracy
Resolution
8
bits
Integral Nonlinearity
鈥�
卤1
LSB
Differential Nonlinearity
Guaranteed Monotonic
鈥�
卤1
LSB
Offset Error
鈥�
0.5卤0.3
鈥�
LSB
Full Scale Error
Differential mode
鈥�
鈥�1卤0.2
鈥�
LSB
Offset Temperature Coefficient
鈥�
10
鈥�
ppm/掳C
Dynamic Performance (10 kHz sine-wave input, 1 dB below Full Scale, 500 ksps
Signal-to-Noise Plus Distortion
45
47
鈥�
dB
Total Harmonic Distortion
Up to the 5th harmonic
鈥�-51
鈥�
dB
Spurious-Free Dynamic Range
鈥�
52
鈥�
dB
Conversion Rate
SAR Clock Frequency
鈥�
6
MHz
Conversion Time in SAR Clocks
8
鈥�
clocks
Track/Hold Acquisition Time
300
鈥�
ns
Throughput Rate
鈥�
500
ksps
Analog Inputs
Input Voltage Range
0
鈥�
VREF
V
Input Capacitance
鈥�
5
鈥�
pF
Power Specifications
Power Supply Current
(AV+ supplied to ADC2)
Operating Mode, 500 ksps
鈥�
420
900
A
Power Supply Rejection
鈥�
卤0.3
鈥�
mV/V
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
VI-B13-CU-F2 CONVERTER MOD DC/DC 24V 200W
VI-B13-CU-F1 CONVERTER MOD DC/DC 24V 200W
VE-B4H-CU-F4 CONVERTER MOD DC/DC 52V 200W
VE-B4H-CU-F3 CONVERTER MOD DC/DC 52V 200W
VE-B4H-CU-F1 CONVERTER MOD DC/DC 52V 200W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
C8051F120-GQR 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 100MIPS 128KB 12ADC Tape and Reel RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜(ch菙)鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰�(f膿ng)鏍�:SMD/SMT
C8051F120R 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 100M/ADC 12/100Pin RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜(ch菙)鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰�(f膿ng)鏍�:SMD/SMT
C8051F120-TB 鍔熻兘鎻忚堪:鎻掑骇鍜岄仼閰嶅櫒 for C8051F120 RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鐢�(ch菐n)鍝�:Adapter 鐢ㄤ簬:EM35x
C8051F120-TB-K 鍔熻兘鎻忚堪:BOARD PROTOTYPING W/C8051F120 鍒堕€犲晢:silicon labs 绯诲垪:- 闆朵欢鐙€鎱�(t脿i):鍦ㄥ敭 鏉块鍨�:瑭�(p铆ng)浼板钩鑷�(t谩i) 椤炲瀷:MCU 8-浣� 鏍稿績铏曠悊鍣�:8051 鎿嶄綔绯荤当(t菕ng):- 骞宠嚭(t谩i):- 閰嶅浣跨敤鐢�(ch菐n)鍝�/鐩搁棞(gu膩n)鐢�(ch菐n)鍝�:C8051F12x 瀹夎椤炲瀷:鍥哄畾 鍏�(n猫i)瀹�:鏉� 妯�(bi膩o)婧�(zh菙n)鍖呰:1
C8051F121 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 100M 128KB 12ADC RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜(ch菙)鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰�(f膿ng)鏍�:SMD/SMT