- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17162 > C8051F005DK (Silicon Laboratories Inc)DEV KIT FOR F005/006/007 PDF資料下載
參數(shù)資料
| 型號： | C8051F005DK |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 76/171頁 |
| 文件大?。?/td> | 0K |
| 描述： | DEV KIT FOR F005/006/007 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | Silicon Laboratories C8051 F005/006/007 |
| 所含物品： | 評估板，電源，USB 線纜，適配器和文檔 |
| 產(chǎn)品目錄頁面： | 626 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | C8051F007-GQR-ND - IC 8051 MCU 32K FLASH 32LQFP C8051F006-GQR-ND - IC 8051 MCU 32K FLASH 48TQFP C8051F005-GQR-ND - IC 8051 MCU 32K FLASH 64TQFP TAP 336-1190-ND - IC 8051 MCU 32K FLASH 32LQFP 336-1189-ND - IC 8051 MCU 32K FLASH 48TQFP 336-1187-ND - IC 8051 MCU 32K FLASH 64TQFP |
| 其它名稱： | 336-1188 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當(dāng)前第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
21.2.
Flash Programming Commands
The Flash memory can be programmed directly over the JTAG interface using the Flash Control, Flash Data, Flash
Address, and Flash Scale registers. These Indirect Data Registers are accessed via the JTAG Instruction Register.
Read and write operations on indirect data registers are performed by first setting the appropriate DR address in the
IR register. Each read or write is then initiated by writing the appropriate Indirect Operation Code (IndOpCode) to
the selected data register. Incoming commands to this register have the following format:
19:18
17:0
IndOpCode
WriteData
IndOpCode: These bit set the operation to perform according to the following table:
IndOpCode
Operation
0x
Poll
10
Read
11
Write
The Poll operation is used to check the Busy bit as described below. Although a Capture-DR is performed, no
Update-DR is allowed for the Poll operation. Since updates are disabled, polling can be accomplished by shifting
in/out a single bit.
The Read operation initiates a read from the register addressed by the IR. Reads can be initiated by shifting only 2
bits into the indirect register. After the read operation is initiated, polling of the Busy bit must be performed to
determine when the operation is complete.
The write operation initiates a write of WriteData to the register addressed by the IR. Registers of any width up to
18 bits can be written. If the register to be written contains fewer than 18 bits, the data in WriteData should be left-
justified, i.e. its MSB should occupy bit 17 above. This allows shorter registers to be written in fewer JTAG clock
cycles. For example, an 8-bit register could be written by shifting only 10 bits. After a Write is initiated, the Busy
bit should be polled to determine when the next operation can be initiated. The contents of the Instruction Register
should not be altered while either a read or write operation is in progress.
Outgoing data from the indirect Data Register has the following format:
19
18:1
0
ReadData
Busy
The Busy bit indicates that the current operation is not complete. It goes high when an operation is initiated and
returns low when complete. Read and Write commands are ignored while Busy is high. In fact, if polling for Busy
to be low will be followed by another read or write operation, JTAG writes of the next operation can be made while
checking for Busy to be low. They will be ignored until Busy is read low, at which time the new operation will
initiate. This bit is placed at bit 0 to allow polling by single-bit shifts. When waiting for a Read to complete and
Busy is 0, the following 18 bits can be shifted out to obtain the resulting data. ReadData is always right-justified.
This allows registers shorter than 18 bits to be read using a reduced number of shifts. For example, the result from a
byte-read requires 9 bit shifts (Busy + 8 bits).
167
Rev. 1.7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM4040C25QDBZTG4 | IC VREF SHUNT PREC 2.5V SOT-23-3 |
| LB2016T330K | INDUCTOR WOUND 33UH 85MA 0806 |
| GEM12DTMN-S189 | CONN EDGECARD 24POS R/A .156 SLD |
| LM4040C25IDBZTG4 | IC VREF SHUNT PREC 2.5V SOT-23-3 |
| GEM12DTMH-S189 | CONN EDGECARD 24POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C8051F005DK-A | 功能描述:DEV KIT FOR C8051F005/F006/F007 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK（80-QFP ZIF 插口） 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035 |
| C8051F005DK-B | 功能描述:DEV KIT FOR C8051F005/F006/F007 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK（80-QFP ZIF 插口） 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035 |
| C8051F005DK-E | 功能描述:DEV KIT FOR C8051F005/F006/F007 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK（80-QFP ZIF 插口） 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035 |
| C8051F005DK-H | 功能描述:DEV KIT FOR C8051F005/F006/F007 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK（80-QFP ZIF 插口） 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035 |
| C8051F005DK-J | 功能描述:DEV KIT FOR C8051F005/F006/F007 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK（80-QFP ZIF 插口） 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。