- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166714 > BUS-65142-830Q MIL-STD-1553/ARINC Bus Controller/RTU PDF資料下載
參數(shù)資料
| 型號(hào)： | BUS-65142-830Q |
| 英文描述： | MIL-STD-1553/ARINC Bus Controller/RTU |
| 中文描述： | MIL-STD-1553/ARINC總線控制器/ RTU通訊 |
| 文件頁(yè)數(shù)： | 5/24頁(yè) |
| 文件大?。?/td> | 219K |
| 代理商： | BUS-65142-830Q |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
13
DATA 1514131211 10 9 8 7 6 54 32 10 P DATA 15 1413 12 1110 9 87 6 5 43 21 0 P
STATUS151413121110 9 8 7 6 54 32 10 P
4-12s RECEIVING AT RESPONSE TIME
4.7±.3s
1.1±.2s
225-275ns
475-550ns
DTGRT
IS RECOGNIZED
DATA TRANSFER
STARTS, SUBSYSTEM
SHOULD BE DRIVING
THE DATA BUS
INTERNAL DATA
SUFFERS ARE NOW
INPUTS
1st DATA WORD
TRANSFER
SUBSYSTEM DATA
MUST BE VALID
ENCODER REGISTERS
AVAILABLE FOR NEXT
WORD RTU
REQUESTS DATA BUS
FOR 2nd DATA WORD
TRANSFER
INTERNAL DATA
BUFFERS ARE NOW
INPUTS
2nd DATA WORD
TRANSFER
SUBSYSTEM DATA
MUST BE VALID
50ns min
DTGRT
IS RECOGNIZED
DATA TRANSFER
STARTS, SUBSYSTEM
SHOULD BE DRIVING
THE DATA BUS
225-275ns
475-550ns
100ns max
note 6
CURRENT WORD COUNT=00001
100-150ns
300ns max
s max
9.35s max
300ns max
100-150ns
CURRENT WORD COUNT=00010
100ns max
note 6
2. EACH WORD IS DRIVEN FOR
18-19S ON D15-D0.
IF BUF ENA IS ACTIVE THE LAST WORD IS AVAILABLE FOR 3.5-4S SINCE THE STATUS WORD MUST BE SUPPORTED.
3. DATA BUS IS SHOWN WITH BUF ENA CONNECTED TO DTACK (SEE PIN FUNCTION TABLE, PIN 67)
4. THE MAXIMUM RESPONSE TIME FROM DTREQ TO DTGRT TO GUARANTEE A SUCCESSFUL TRANSFER IS 2.1S FROM THE COMMAND WORD
AND 9.35S FROM THE DATA TRANSFER FROM THE SUBSYSTEM. THE POSITION OF DTACK WILL VARY DEPENDING ON WHEN DGRT IS ISSUED.
THE TIME WILL BE 100Ns MIN TO 150nS FROM DTREQ.
5. RTFAIL IS CLEARED WHEN THE STATUS WORD IS TRANSMITTED. ONCE SET, FLAG WILL REMAIN SET FOR THE ENTIRE MESSAGE.
THE INCMD FALLING EDGE CAN BE USED TO LATCH RTFAIL STATUS.
6. 100nS MIN REPRESENTS SETUP TIME FOR VALID DATA BEFORE DTSTR GOES LOW FOR A WRITE CYCLE.
A READ CYCLE REQUIRES VALID DATA 150nS MAX AFTER DTACK GOES LOW.
1. LEGEND
DON'T CARE
DATA BUS UNDEFINED
REPRESENTS THE SEQUENCE OF EVENTS IF THE COMMAND WAS BROADCAST.
NOTE: NO STATUS WOULD BE TRANSMITTED ON1553 BUS.
NOTES
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BUS-65142-830S | MIL-STD-1553/ARINC Bus Controller/RTU |
| BUS-65142-830W | N-CHANNEL 600V 0.26 Ohm 20A TO-220 TO-220FP TO-247 FDMESH POWER MOSFET |
| BUS-65142-830Y | MIL-STD-1553/ARINC Bus Controller/RTU |
| BUS-65142-830Z | N-CHANNEL 550V @ Tjmax - 0.20 Ohm - 20A TO-220/TO-220FP/D2PAK/I2PAK MDMESH MOSFET |
| BUS-65142-840 | N-channel 650 V - 1.5 " - 5 A TO-220 Zener-protected SuperMESH™ Power MOSFET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BU-S802 | 制造商:Fuji Electric 功能描述: |
| BU-S803 | 制造商:Fuji Electric 功能描述: |
| BUS98 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:SITCHMODE Series NPN Silicon Power Transistors |
| BUS98/D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SWITCHMODE? Series NPN Silicon Power Transistors |
| BUS98A | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:SITCHMODE Series NPN Silicon Power Transistors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。