- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376497 > BUK104-50LP (NXP SEMICONDUCTORS) PowerMOS transistor Logic level TOPFET PDF資料下載
參數(shù)資料
| 型號： | BUK104-50LP |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | PowerMOS transistor Logic level TOPFET |
| 中文描述： | 40 A BUF OR INV BASED PRPHL DRVR, PSFM5 |
| 封裝： | PLASTIC, TO-220, SOT-263-01, SEP-5 |
| 文件頁數(shù)： | 6/14頁 |
| 文件大?。?/td> | 147K |
| 代理商： | BUK104-50LP |
Philips Semiconductors
Product specification
PowerMOS transistor
Logic level TOPFET
BUK104-50L/S
BUK104-50LP/SP
FLAG DESCRIPTION
TRUTH TABLE
The flag pin provides a means to
detect the presence of the
protection supply and indicate the
state of the overload detectors.
The flag is the open drain of an
n-MOS transistor and requires an
external pull-up resistor
1
. It is
suitable for both 5 V and 10 V logic.
Flag may be used to implement an
external protection strategy
2
for
applications which require low input
drive impedance.
CONDITION
DESCRIPTION
FLAG
NORMAL
Normal operation and adequate
protection supply voltage
LOGIC LOW
OVER TEMP.
Over temperature detected
LOGIC HIGH
SHORT CIRCUIT
Overload condition detected
LOGIC HIGH
SUPPLY FAULT
Inadequate protection supply
voltage
LOGIC HIGH
FLAG CHARACTERISTICS
T
mb
= 25 C unless otherwise stated
SYMBOL
PARAMETER
Flag ‘low’
V
FS
Flag voltage
I
FSS
Flag saturation current
Flag ‘high’
I
FS
Flag leakage current
V
PSF
Protection supply threshold
voltage
CONDITIONS
normal operation
I
F
= 1.6 mA
V
FS
= 10 V
overload or fault
V
FS
= 10 V
V
FF
= 5 V; R
F
= 3 k
;
MIN.
TYP.
MAX.
UNIT
-
-
0.15
15
0.4
-
V
mA
-
-
10
μ
A
BUK104-50L
BUK104-50S
2.5
3.3
11
3.3
4.2
13
4
5
-
V
V
V
V
(CL)FS
Flag clamping voltage
Application information
Suitable external pull-up
resistance
I
F
= 1 mA; V
PS
= 0 V
R
F
V
FF
=5 V
V
FF
=10 V
1
2
10
20
50
100
k
k
ENVELOPE CHARACTERISTICS
SYMBOL
L
d
PARAMETER
Internal drain inductance
CONDITIONS
Measured from contact screw on
tab to centre of die
Measured from drain lead 6 mm
from package to centre of die
Measured from source lead 6 mm
from package to source bond pad
MIN.
-
TYP.
3.5
MAX.
-
UNIT
nH
L
d
Internal drain inductance
-
4.5
-
nH
L
s
Internal source inductance
-
7.5
-
nH
1
Even if the flag pin is not used, it is recommended that it is connected to the protection supply via a pull-up resistor. It should not be left
floating.
2
Low pass filtering of the flag signal may be advisable to prevent false tripping.
January 1993
6
Rev 1.200
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BUK104-50S | PowerMOS transistor Logic level TOPFET |
| BUK104-50SP | PowerMOS transistor Logic level TOPFET |
| BUK139-50DL | Logic level TOPFET D-PAK version of BUK118-50DL |
| BUK202-50 | XTAL CER SMT 6X3.5 2PAD |
| BUK436-800A | PowerMOS transistor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BUK104-50S | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:PowerMOS transistor Logic level TOPFET |
| BUK104-50SP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:PowerMOS transistor Logic level TOPFET |
| BUK105-50L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:N-Channel Enhancement MOSFET |
| BUK105-50LP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | MOSFET | N-CHANNEL | 50V V(BR)DSS | 26A I(D) | SOT-263 |
| BUK105-50S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:N-Channel Enhancement MOSFET |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。