- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄236589 > BU-65843F3-320 (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80 PDF資料下載
參數(shù)資料
| 型號： | BU-65843F3-320 |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80 |
| 封裝： | 0.880 INCH, CERAMIC, QFP-80 |
| 文件頁數(shù)： | 29/75頁 |
| 文件大小： | 532K |
| 代理商： | BU-65843F3-320 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
35
Data Device Corporation
www.ddc-web.com
BU-65743/65843/65863/65864
D-06/04-0
RT DESCRIPTOR STACK
The descriptor stack provides a chronology of all messages
processed by the PCI Mini-ACE Mark3/Micro-ACE TE RT.
Reference FIGURES 6 and 7. Similar to BC mode, there is a
four-word block descriptor in the Stack for each message
processed. The four entries to each block descriptor are the
Block Status Word, Time Tag Word, the pointer to the start of the
message's data block, and the 16-bit received Command Word.
The RT Block Status Word includes indications of whether a par-
ticular message is ongoing or has been completed, what bus
channel it was received on, indications of illegal commands, and
flags denoting various message error conditions. For the double
buffering, subaddress circular buffering, and global circular
buffering modes, the data block pointer may be used for locating
the data blocks for specific messages. Note that for mode code
commands, there is an option to store the transmitted or
received data word as the third word of the descriptor, in place of
the data block pointer.
The Time Tag Word provides a 16-bit indication of relative time
for individual messages. The resolution of the PCI Mini-ACE
Mark3/Micro-ACE TE's time tag is programmable from among 2,
4, 8, 16, 32, or 64 s/LSB using the internal clock, or it can be
programmed to increment directly from the TAG_CLK input by
writing all ones to the time tag resolution bits. If enabled, there is
a time tag rollover interrupt, which is issued when the value of
the time tag rolls over from FFFF(hex) to 0. Other time tag
options include the capabilities to clear the time tag register fol-
lowing receipt of a Synchronize (without data) mode command
and/or to set the time tag following receipt of a Synchronize (with
data) mode command. For that latter, there is an added option to
filter the "set" capability based on the LSB of the received data
word being equal to logic "0".
RT INTERRUPTS
The PCI Mini-ACE Mark3/Micro-ACE TE offers a great deal of
flexibility in terms of RT interrupt processing. By means of the
Enhanced Mini-ACE/Micro-ACE’s two Interrupt Mask Registers,
the PCI Mini-ACE Mark3/Micro-ACE TE’s RT may be pro-
grammed to issue interrupt requests for the following events/con-
ditions: End-of-(every)Message, Message Error, Selected (trans-
mit or receive) Subaddress, 100% Circular Buffer Rollover, 50%
Circular Buffer Rollover, 100% Descriptor Stack Rollover, 50%
Descriptor Stack Rollover, Selected Mode Code, Transmitter
Timeout, Illegal Command, and Interrupt Status Queue Rollover.
Interrupts for 50% Rollovers of Stacks and Circular
Buffers. The PCI Mini-ACE Mark3/Micro-ACE TE RT and
Monitor are capable of issuing host interrupts when a subad-
dress circular buffer pointer or stack pointer crosses its mid-
point boundary. For RT circular buffers, this is applicable for
both transmit and receive subaddresses. Reference FIGURE 8.
There are four interrupt mask and interrupt status register bits
associated with the 50% rollover function:
(1) RT circular buffer;
(2) RT command (descriptor) stack;
(3) Monitor command (descriptor) stack; and
(4) Monitor data stack.
The 50% rollover interrupt is beneficial for performing bulk data
transfers. For example, when using circular buffering for a partic-
ular receive subaddress, the 50% rollover interrupt will inform the
host processor when the circular buffer is half full. At that time,
the host may proceed to read the received data words in the
upper half of the buffer, while the PCI Mini-ACE Mark3/Micro-
ACE TE RT writes received data words to the lower half of the
circular buffer. Later, when the RT issues a 100% circular buffer
rollover interrupt, the host can proceed to read the received data
from the lower half of the buffer, while the PCI Mini-ACE
FIGURE 9. RT (and MONITOR) INTERRUPT STATUS QUEUE
(shown for message Interrupt event)
INTERRUPT
VECTOR
DATA WORD
BLOCK
DESCRIPTOR
STACK
PARAMETER
(POINTER)
INTERRUPT STATUS QUEUE
(64 Locations)
INTERRUPT VECTOR
QUEUE POINTER
REGISTER (IF)
BLOCK STATUS WORD
TIME TAG
DATA BLOCK POINTER
RECEIVED COMMAND
NEXT
VECTOR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-65864B3-E02 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, PBGA324 |
| BU-61559D1-540Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D1-550S | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D1-680 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D1-720L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BU-65-9 | 功能描述:測試電夾 HEAVY DUTY LARGE JAW GATOR CLIP WHITE RoHS:否 制造商:Pomona Electronics 類型:Minigrabber clip 顏色:Black |
| BU6650NUX | 制造商:ROHM 制造商全稱:Rohm 功能描述:3ch CMOS LDO Regulators |
| BU6650NUX_11 | 制造商:ROHM 制造商全稱:Rohm 功能描述:3ch CMOS LDO Regulators |
| BU6650NUX-TR | 功能描述:低壓差穩(wěn)壓器 - LDO LDO REG 0.2A 8PIN 2.8V 2.8V 1.8V RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| BU6651NUX | 制造商:ROHM 制造商全稱:Rohm 功能描述:High-speed Load Response Full CMOS LDP Regulators |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。