
Data Device Corporation
62743_pre7_noSA-DB.DOC
www.ddc-web.com
8-07-02
78
Figure 14 illustrates a PCI single write to PACE configuration space. The PACE
only responds to Type Zero configuration access: AD[1:0] must be 00 during the
command phase. Note that all combinations of byte enables for configuration
writes are supported. If no byte enables are asserted during a burst write to
configuration space no internal write will occur, but the internal address will be
incremented.
1
2
3
4
5
6
PCI single write to PACE configuration space (C/BE# = Bh)
ADRS
DATA
Bh
0ns
50ns
100ns
150ns
I
PCICLK
IO
AD[31:0]
I
C/BE[3:0]#
I
FRAME#
I
IRDY#
O
TRDY#
O
STOP#
O
DEVSEL#
I
IDSEL
Figure 14. PCI single write to configuration space