- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166597 > BU-61864G3-642L (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 PDF資料下載
參數(shù)資料
| 型號： | BU-61864G3-642L |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| 封裝： | 25.40 X 25.40 MM, 3.94 MM HEIGHT, CERAMIC, FP-72 |
| 文件頁數(shù)： | 7/60頁 |
| 文件大?。?/td> | 700K |
| 代理商： | BU-61864G3-642L |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
15
Data Device Corporation
www.ddc-web.com
BU-6174X/6184X/6186X
Rev. C
BC Frame Time/ RT Last Command /MT Trigger Word Register.
In BC mode, this register is used to program the BC frame time,
for use in the frame auto-repeat mode. The resolution of this reg-
ister is 100 s/LS, with a range up to 6.55 seconds. In RT mode,
this register stores the current (or most previous) 1553
Command Word processed by the Enhanced Mini-ACE RT. In
the Word Monitor mode, this register is used to specify a 16-bit
Trigger (Command) Word. The Trigger Word may be used to
start or stop the monitor, or to generate interrupts.
BC Initial Instruction List Pointer Register enables the host to
assign the starting address for the enhanced BC Instruction List.
RT Status Word Register and BIT Word Registers provide
read-only indications of the RT Status and BIT Words.
Test Mode Registers 0-7 are included for factory test. In normal
operation, these registers do not need to be accessed by the
host processor.
Configuration Registers #6 and #7 are used to enable the
Enhanced Mini-ACE features that extend beyond the architec-
ture of the ACE/Mini-ACE (Plus). These include the Enhanced
BC mode; RT Global Circular Buffer (including buffer size); the
RT/MT Interrupt Status Queue, including valid/invalid message
filtering; enabling a software-assigned RT address; clock fre-
quency selection; a base address for the "non-data" portion of
Enhanced Mini-ACE memory; LSB filtering for the Synchronize
(with data) time tag operations; and enabling a watchdog timer
for the Enhanced BC message sequence control engine.
BC Condition Code Register is used to enable the host proces-
sor to read the current value of the Enhanced BC Message
Sequence Control Engine's condition flags.
BC General Purpose Flag Register allows the host processor
to be able to set, clear, or toggle any of the Enhanced BC
Message Sequence Control Engine's General Purpose condition
flags.
BIT Test Status Register is used to provide read-only access to
the status of the protocol and RAM built-in self-tests (BIT).
BC General Purpose Queue Pointer provides a means for ini-
tializing the pointer for the General Purpose Queue, for the
Enhanced BC mode. In addition, this register enables the host to
determine the current location of the General Purpose Queue
pointer, which is incremented internally by the Enhanced BC
message sequence control engine.
RT/MT Interrupt Status Queue Pointer register provides a
means for initializing the pointer for the Interrupt Status Queue,
for RT, MT, and RT/MT modes. In addition, this register enables
the host to determine the current location of the Interrupt Status
Queue pointer, which is incremented by the RT/MT message
processor.
masking of Status Word bits, enable retries and interrupts, and
specify MIL-STD-1553A or -1553B error handling. In RT mode,
this register allows host access to the current or most recent
Subaddress Control Word. The Subaddress Control Word is
used to select the memory management scheme and enable
interrupts for the current message.
Time Tag Register maintains the value of a real-time clock. The
resolution of this register is programmable from among 2, 4, 8,
16, 32, and 64 s/LSB. The Start-of-Message (SOM) and End-
of-Message (EOM) sequences in BC, RT, and Message Monitor
modes cause a write of the current value of the Time Tag
Register to the stack area of the RAM.
Interrupt Status Register #1 and #2 allow the host processor
to determine the cause of an interrupt request by means of one
or two read accesses. The interrupt events of the two Interrupt
Status Registers are mapped to correspond to the respective bit
positions in the two Interrupt Mask Registers. Interrupt Status
Register #2 contains an INTERRUPT CHAIN bit, used to indi-
cate an interrupt event from Interrupt Status Register #1.
Configuration Registers #3, #4, and #5 are used to enable
many of the Enhanced Mini-ACE's advanced features that were
implemented by the prior generation products, the ACE and Mini-
ACE (Plus). For BC, RT, and MT modes, use of the Enhanced
Mode enables the various read-only bits in Configuration
Register #1. For BC mode, Enhanced Mode features include the
expanded BC Control Word and BC Block Status Word, addi-
tional Stop-On-Error and Stop-On-Status Set functions, frame
auto-repeat, programmable intermessage gap times, automatic
retries, expanded Status Word Masking, and the capability to
generate interrupts following the completion of any selected
message. For RT mode, the Enhanced Mode features include
the expanded RT Block Status Word, combined RT/Selective
Message Monitor mode, automatic setting of the TERMINAL
FLAG Status Word bit following a loop test failure; the double
buffering scheme for individual receive (broadcast) subaddress-
es, and the alternate (fully software programmable) RT Status
Word. For MT mode, use of the Enhanced Mode enables the
Selective Message Monitor, the combined RT/Selective Monitor
modes, and the monitor triggering capability.
RT/Monitor Data Stack Address Register provides a
read/writable indication of the last data word stored for RT or
Monitor modes.
BC Frame Time Remaining Register provides a read-only
indication of the time remaining in the current BC frame. In the
enhanced BC mode, this timer may be used for minor or major
frame control, or as a watchdog timer for the BC message
sequence control processor. The resolution of this register is
100 s/LSB.
BC Time Remaining to Next Message Register provides a
read-only indication of the time remaining before the start of the
next message in a BC frame. In the enhanced BC mode, this
timer may also be used for the BC message sequence control
processor's Delay (DLY) instruction, or for minor or major frame
control. The resolution of this register is 1 s/LSB.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-61864G3-660Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61864G3-880Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61864G4-260 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61864G4-380 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61864G4-700W | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BU-61864G4-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| BU-61864G4-110 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| BU-61864G4-200 | 制造商:DDC 功能描述:MIL-STD-1553/ARINC BUS CONTROLLER/RTU, 72 Pin, QFP |
| BU-61865 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |Enhanced Mini-ACE? |
| BU-61865F3-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。