- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369514 > BT16260DGG (NXP SEMICONDUCTORS) RP10 (EW) Series - Powerline Regulated DC-DC Converters; Input Voltage (Vdc): 48V; Output Voltage (Vdc): 15V; 4:1 Wide Input Voltage Range; 10 Watts Output Power; 1.6kVDC Isolation; Fixed Operating Frequency; Six-Sided Continuous Shield; Standard 50.8 x25.4x10.2mm Package; Efficiency to 84% PDF資料下載
參數(shù)資料
| 型號： | BT16260DGG |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | RP10 (EW) Series - Powerline Regulated DC-DC Converters; Input Voltage (Vdc): 48V; Output Voltage (Vdc): 15V; 4:1 Wide Input Voltage Range; 10 Watts Output Power; 1.6kVDC Isolation; Fixed Operating Frequency; Six-Sided Continuous Shield; Standard 50.8 x25.4x10.2mm Package; Efficiency to 84% |
| 中文描述： | ABT SERIES, MULTIPLEXER AND DEMUX/DECODER, PDSO56 |
| 封裝： | PLASTIC, TSSOP2-56 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 79K |
| 代理商： | BT16260DGG |
Philips Semiconductors
Product specification
74ABT16260
74ABTH16260
12-bit to 24-bit multiplexed D-type latches (3-State)
1998 Feb 10
8
AC WAVEFORMS
V
M
= 1.5V for all waveforms
The outputs are measured one at a time with one transition per measurement.
t
w
V
M
V
M
3V
0V
INPUT
SA00437
Figure 1. Pulse duration
V
M
V
M
3V
0V
INPUT
t
PLH
V
M
V
M
V
OH
V
OL
t
PHL
V
OH
V
OL
V
M
V
M
t
PHL
t
PLH
OUTPUT
OUTPUT
SA00438
All input pulses are supplied by generators having the following
characteristics: PRR
≤
10MHz, Z
O
= 50
, t
r
≤
2.5ns, t
f
≤
2.5ns.
Figure 2. Propagation delay times;
inverting and non-inverting outputs
V
M
V
M
3V
0V
DATA INPUT
0V
3V
TIMING INPUT
V
M
t
su
t
h
SA00439
Figure 3. Setup and hold times
V
M
V
M
3V
0V
OUTPUT
CONTROL
t
PZL
V
M
V
OL
+ 0.3V
3.5V
V
OL
t
PLZ
V
OH
≈
0V
V
OH
– 0.3V
t
PZH
t
PHZ
OUTPUT
WAVEFORM 1
S1 AT 7V
V
M
OUTPUT
WAVEFORM 2
S1 AT OPEN
SA00440
Waveform 1 is for an output with internal conditions such that the
output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the
output is high except when disabled by the output control.
Figure 4. Enable and disable times;
low- and high-level enabling
TEST LOAD CIRCUIT
C
= 50pF
(INCLUDES PROBE AND
JIG CAPACITANCE)
500
500
FROM OUTPUT UNDER TEST
S1
7V
OPEN
GND
Load Circuit for Outputs
TEST
t
PLH
/t
PHL
t
PLZ
/t
PZL
t
PHZ
/t
PZH
S1
Open
7V
Open
SA00441
Figure 5. Test load circuit
相關PDF資料 |
PDF描述 |
|---|---|
| BT16260DL | 12-bit to 24-bit multiplexed D-type latches 3-State |
| BT16273DL | 16-bit D-type flip-flop |
| BT16273DGG | 16-bit D-type flip-flop |
| BT162827ADGG | 20-bit buffer/line driver, non-inverting,with 30ohm termination resistors (3-State) |
| BT162827ADL | 20-bit buffer/line driver, non-inverting,with 30ohm termination resistors (3-State) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| BT16260DL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:12-bit to 24-bit multiplexed D-type latches 3-State |
| BT16273DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit D-type flip-flop |
| BT16273DL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit D-type flip-flop |
| BT162827ADGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-bit buffer/line driver, non-inverting,with 30ohm termination resistors (3-State) |
| BT162827ADL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-bit buffer/line driver, non-inverting,with 30ohm termination resistors (3-State) |
發(fā)布緊急采購，3分鐘左右您將得到回復。