- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381549 > AZ100EL16VST (Arizona Microtek, Inc.) ECL/PECL Differential Receiver with Variable Output Swing PDF資料下載
參數(shù)資料
| 型號： | AZ100EL16VST |
| 廠商： | Arizona Microtek, Inc. |
| 英文描述： | ECL/PECL Differential Receiver with Variable Output Swing |
| 中文描述： | ECL / PECL的差分接收器輸出變秋千 |
| 文件頁數(shù)： | 1/8頁 |
| 文件大?。?/td> | 102K |
| 代理商： | AZ100EL16VST |
AZ100EL16VS
ECL/PECL Differential Receiver with Variable Output Swing
1630 S. STAPLEY DR., SUITE 127
MESA, ARIZONA 85204
USA
(480) 962-5881
FAX (480) 890-2541
www.azmicrotek.com
ARIZONA MICROTEK, INC.
FEATURES
250ps Propagation Delay
High Bandwidth Output Transitions
75k
Ω
Internal Input Pulldown Resistors
Functionally Equivalent to ON
Semiconductor MC100EL16
Variable Output Swing
Available in a 3x3mm MLP Package
DESCRIPTION
The AZ100EL16VS is a differential receiver with variable output swing. The EL16VS has functionality and
output transition times similar to the EL16, with an input that controls the amplitude of the Q/Q outputs. Maximum
swing is achieved by leaving the V
CTRL
pin open or tied to V
EE
.
The operational range of the EL16VS control input, V
CTRL
, is from V
BB
(full swing) to V
CC
(min. swing).
Simple control of the output swing can be obtained by a variable resistor between the V
BB
and V
CC
pins, with the
wiper driving V
CTRL
. Typical application circuits and results are described in this Data Sheet.
The EL16VS provides a V
BB
output for single-ended use or a DC bias reference for AC coupling to the device.
For single-ended input applications, the V
BB
reference should be connected to one side of the D/D differential input
pair. The input signal is then fed to the other D/D input. The V
BB
pin can support 1.0mA sink/source current.
When used, the V
BB
pin should be bypassed to ground via a 0.01
μ
F capacitor.
Under open input conditions (pulled to V
EE
) internal input clamps will force the Q output LOW.
NOTE: Specifications in ECL/PECL tables are valid when thermal equilibrium is established.
PACKAGE AVAILABILITY
PART NUMBER
PACKAGE
MARKING
AZM16P
<Date Code>
AZM100
EL16VS
AZH16VS
NOTES
MLP 8
AZ100EL16VSL
1,2
SOIC 8
AZ100EL16VSD
1,3
TSSOP 8
1
AZ100EL16VST
1,3
Add R1 at end of part number for 7 inch (1K parts), R2 for 13 inch (2.5K parts)
Tape & Reel.
Date Code “YWW”
Date Code “YWW” on underside of part.
2
3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AZH16VS | ECL/PECL Differential Receiver with Variable Output Swing |
| AZ100EL32 | ECL/PECL ± 2 Divider |
| AZ100EL32D | ECL/PECL ± 2 Divider |
| AZ100LVEL32T | ECL/PECL ± 2 Divider |
| AZ10EL32 | ECL/PECL ± 2 Divider |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AZ100EL16VSTR1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ECL/PECL Differential Receiver with Variable Output Swing |
| AZ100EL16VSTR2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ECL/PECL Differential Receiver with Variable Output Swing |
| AZ100EL31 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ECL/PECL D Flip-Flop with Set and Reset |
| AZ100EL31D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ECL/PECL D Flip-Flop with Set and Reset |
| AZ100EL31DR1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ECL/PECL D Flip-Flop with Set and Reset |
發(fā)布緊急采購，3分鐘左右您將得到回復。