- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381544 > ATU18_352 (Atmel Corp.) ER 19C 19#16 SKT RECP BOX PDF資料下載
參數(shù)資料
| 型號： | ATU18_352 |
| 廠商： | Atmel Corp. |
| 英文描述： | ER 19C 19#16 SKT RECP BOX |
| 中文描述： | 0.18微米的ULC系列的嵌入式雙口RAM |
| 文件頁數(shù)： | 1/12頁 |
| 文件大小： | 186K |
| 代理商： | ATU18_352 |
Features
High Performance ULC Family Suitable for Latest CPLDs and FPGAs conversion
Very effective associated Physical synthesis/optimization Flow
From 45K Gates up to 1000K Gates Supported
From 55Kbit to 847Kbit DPRAM
Compatible with Xilinx and Altera Latest FPGA’s
Pin-count: Over 700 pins
VDD 1.8V +/- 0.15V for core; 1.8V, 2.5V, 3.3V for Periphery
Any Pin–out Matched
Full Range of Packages: PQFP/TQFP/VQFP, BGA/FLBGA, PGA/PPGA, QFN, CS
Available in Commercial, Industrial and Military Grades
0.18 um Drawn CMOS, 5 Metal Layers
Library Optimised for best Synthesis, Place & route and Testability Generation (ATPG)
High system clock Skew Control
250Mhz system clock, up to 400Mhz for local clock
Power on Reset, PLL, Multiplier
Standard 3, 6, 12, 24 mA I/Os
LVCMOS, LVTTL, GTL, HSTL, LVPECL, PCI & LVDS Interfaces
High Noise & EMC Immunity
Thick Oxide periphery Allowing Interface with 2.5V and 3.3V Environments
Description
The ATU18 series of ULCs are fully suited for conversion of latest CPLDs and FPGAs.
It supports within one ULC 55Kbits to 847Kbits DPRAM and 45Kgates to 1000
Kgates. Typically, ULC die size is 50% smaller than the equivalent FPGA. Metal level
customisation allows a DPRAM blocks compatibility with Xilinx
or Altera
blocks.
Devices are implemented in high–performance 0.18 um CMOS technology to improve
the design frequency and reach 250Mhz typical application and local clock up to
400Mhz. The architecture of the ATU18 series is dedicated for efficient conversion of
latest CPLD and FPGA device types with higher IO count. A compact RAM cell and a
large number of available gates allow the implementation of memories compatible
with FPGA RAM, as well as JTAG boundary–scan and scan–path testing.
Conversion to the ATU18 series of ULC provides a significant reduction of the operat-
ing power when compared to the original PLD or FPGA. The ATU18 series has a very
low standby consumption, less than 0.145 nA/gate typically at commercial tempera-
ture. Operating consumption is a strict function of clock frequency, which typically
results in a significant power reduction depending on the device being compared. For
a NAND2 cell the dynamic power consumption is 0.124uW/MHz at 1.8V.
0.18
um
ULC
Series with
Embedded
DPRAM
ATU18
4318C–ULC–08/05
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATU18_432 | 0.18um ULC Series with Embedded DPRAM |
| ATU18_484 | 0.18um ULC Series with Embedded DPRAM |
| ATU18_600 | 0.18um ULC Series with Embedded DPRAM |
| ATU18_680 | 0.18um ULC Series with Embedded DPRAM |
| ATV2500BL-20LM | High-Speed High-Density UV Erasable Programmable Logic Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATU2000C | 制造商:Hubbell Wiring Device-Kellems 功能描述:CEILING SENSOR; Detector Type:Ultrasonic; Sensing Range Max:2000sq. ft; Color:White; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No ;RoHS Compliant: No 制造商:Hubbell Wiring Device-Kellems 功能描述:AT US OCCSENS, CEILING, 2000 SQ' |
| ATU2000CL | 制造商:Hubbell Wiring Device-Kellems 功能描述:OCCSENS,US,CEILING,LN.VOLTAGE,2000SQ.FT |
| ATU2000CRP | 制造商:Hubbell Wiring Device-Kellems 功能描述:CEILING SENSOR; Detector Type:Ultrasonic; Sensing Range Max:2000sq. ft; Color:White; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No ;RoHS Compliant: No 制造商:Hubbell Wiring Device-Kellems 功能描述:AT US OCCSENS, CEILING, 2000 SQ' |
| ATU2000CRPU | 制造商:Hubbell Wiring Device-Kellems 功能描述:AT US OCCSENS, CEILING, 2000 SQ',W/R USA |
| ATU2000CU | 制造商:Hubbell Wiring Device-Kellems 功能描述:AT US OCCSENS, CEILING, 2000 SQ',USA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。