參數(shù)資料
型號: ATI-L67202L-60
廠商: TEMIC SEMICONDUCTORS
元件分類: FIFO
英文描述: 1K X 9 OTHER FIFO, 60 ns, PDSO28
封裝: 0.300 INCH, PLASTIC, SOL-28
文件頁數(shù): 10/16頁
文件大小: 146K
代理商: ATI-L67202L-60
L 67201/L 67202
MATRA MHS
Rev. C (10/11/95)
3
Pin Names
NAMES
DESCRIPTION
I0–8
Inputs
Q0–8
Outputs
W
Write Enable
R
Read Enable
RS
Reset
EF
Empty Flag
NAMES
DESCRIPTION
FF
Full Flag
XO/HF
Expansion Out/Half–Full Flag
XI
Expansion IN
FL/RT
First Load/Retransmit
VCC
Power Supply
GND
Ground
Signal Description
Data In (I0 - I8)
Data inputs for 9 - bit data
Reset (RS)
Reset occurs whenever the Reset (RS) input is taken to a
low state. Reset returns both internal read and write
pointers to the first location. A reset is required after
power-up before a write operation can be enabled. Both
the Read Enable (R) and Write Enable (W) inputs must be
in the high state during the period shown in figure 1 (i.e.
tRSS before the rising edge of RS) and should not change
until tRSR after the rising edge of RS. The Half-Full flag
(HF will be reset to high after Reset (RS).
Figure 1. Reset.
Notes :
1. EF, FF and HF may change status during reset, but flags will be valid at tRSC.
2. W and R = VIH around the rising edge of RS.
Write Enable (W)
A write cycle is initiated on the falling edge of this input
if the Full Flag (FF) is not set. Data set-up and hold times
must be maintained in the rise time of the leading edge of
the Write Enable (W). Data is stored sequentially in the
Ram array, regardless of any current read operation.
Once half of the memory is filled, and during the falling
edge of the next write operation, the Half-Full Flag (HF)
will be set to low and remain in this state until the
difference between the write and read pointers is less than
or equal to half of the total available memory in the
device. The Half-Full Flag (HF) is then reset by the rising
edge of the read operation.
To prevent data overflow, the Full Flag (FF) will go low,
inhibiting further write operations. On completion of a
valid read operation, the Full Flag (FF) will go high after
TRFF, allowing a valid write to begin. When the FIFO
相關(guān)PDF資料
PDF描述
A1P-L67202L-60 1K X 9 OTHER FIFO, 60 ns, CDIP28
A3P-L67201V-55 512 X 9 OTHER FIFO, 55 ns, PDIP28
A3P-L67202L-65 1K X 9 OTHER FIFO, 65 ns, PDIP28
ASI-L67201L-60 512 X 9 OTHER FIFO, 60 ns, PQCC32
ATIR0721DS POSITION, LINEAR SENSOR-DIFFUSE, 1-1mm, 3mA, RECTANGULAR, SURFACE MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATIO1-XPRO 功能描述:開發(fā)板和工具包 - ARM Xplained Pro I/O eval add-on wing RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V
ATIR 1610 功能描述:TOOL INS/REM TWEEZER 22GA 制造商:astro tool corp 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1
ATIR 1610-A 功能描述:TWEEZER INS/REM 22GA AIRBORN 制造商:astro tool corp 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1
ATIR 1610-L 制造商:Astro Tool Corp 功能描述:TOOL INS/REM TWEEZER 22GA
ATIR 2043 功能描述:TWEEZER REMOVAL NO MARKINGS 制造商:astro tool corp 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1