- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19866 > ATF2500C-20PU (Atmel)IC CPLD EE 20NS 40DIP PDF資料下載
參數(shù)資料
| 型號： | ATF2500C-20PU |
| 廠商： | Atmel |
| 文件頁數(shù)： | 20/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CPLD EE 20NS 40DIP |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 系列： | ATF2500C(L) |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時間 tpd(1)： | 20.0ns |
| 電壓電源 - 內(nèi)部： | 4.5 V ~ 5.5 V |
| 宏單元數(shù)： | 24 |
| 輸入/輸出數(shù)： | 24 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 40-DIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 40-PDIP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 608 (CN2011-ZH PDF) |
5
0777K–PLD–1/24/08
ATF2500C
5.
Preload and Observability of Registered Outputs
The ATF2500Cs registers are provided with circuitry to allow loading of each register asynchro-
nously with either a high or a low. This feature will simplify testing since any state can be forced
into the registers to control test sequencing. A V
IH level on the odd I/O pins will force the appro-
priate register high; a V
IL will force it low, independent of the polarity or other configuration bit
settings.
The PRELOAD state is entered by placing an 10.25V to 10.75V signal on SMP lead 42. When
the preload clock SMP lead 23 is pulsed high, the data on the I/O pins is placed into the 12 reg-
isters chosen by the Q select and even/odd select pins.
Register 2 observability mode is entered by placing an 10.25V to 10.75V signal on pin/lead 2. In
this mode, the contents of the buried register bank will appear on the associated outputs when
the OE control signals are active.
Figure 5-1.
Preload Waveforms
Table 5-1.
Preload Levels
Level Forced on Odd
I/O Pin during
PRELOAD Cycle
Q Select
Pin State
Even/Odd
Select
Even Q1
State after
Cycle
Even Q2
State after
Cycle
Odd Q1
State after
Cycle
Odd Q2
State after
Cycle
V
IH/VIL
Low
High/Low
X
V
IH/VIL
High
Low
X
High/Low
X
V
IH/VIL
Low
High
X
High/Low
X
V
IH/VIL
High
X
High/Low
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| R2S-2405-R | CONV DC/DC 2W 5V OUT SMD |
| ACC28DRTS-S734 | CONN EDGECARD 56POS DIP .100 SLD |
| RBB106DHFT-S621 | EDGECARD 212PS .050 SMD W/O PST |
| MAX8885EUK25+T | IC REG LDO 2.5V .15A SOT23-5 |
| TAS106K050P1F-F | CAP TANT 10UF 50V 10% AXIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATF2500CL-20JC | 功能描述:IC CPLD 24 MACRO 20NS 40PLCC 制造商:microchip technology 系列:ATF2500C（L） 包裝:管件 零件狀態(tài):停產(chǎn) 可編程類型:系統(tǒng)內(nèi)可編程 延遲時間 tpd（1）最大值:20.0ns 電源電壓 - 內(nèi)部:4.75 V ~ 5.25 V 宏單元數(shù):24 I/O 數(shù):24 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:44-LCC（J 形引線） 供應(yīng)商器件封裝:44-PLCC（16.58x16.58） 基本零件編號:ATF2500 標(biāo)準(zhǔn)包裝:27 |
| ATF25100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | JFET | N-CHANNEL | 50MA I(DSS) | CHIP |
| ATF25170 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | JFET | N-CHANNEL | 50MA I(DSS) | MICRO-XVAR |
| ATF-25170 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:0.5-10 GHz Low Noise Gallium Arsenide FET |
| ATF25570 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | JFET | N-CHANNEL | 50MA I(DSS) | MICRO-XVAR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。