參數資料
| 型號： | ATF22V10C-7PC |
| 廠商： | Atmel |
| 文件頁數： | 20/22頁 |
| 文件大小： | 0K |
| 描述： | IC PLD 7NS 24DIP |
| 標準包裝： | 15 |
| 系列： | 22V10 |
| 可編程類型： | EE PLD |
| 宏單元數： | 10 |
| 輸入電壓： | 5V |
| 速度： | 7ns |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-DIP（0.300"，7.62mm） |
| 供應商設備封裝： | 24-PDIP |
| 包裝： | 管件 |
| 其它名稱： | ATF22V10C7PC |
7
0735U–PLD–7/10
Atmel ATF22V10C(Q)
4.7
Power-up Reset
The registers in the Atmel ATF22V10Cs are designed to reset during power-up. At a point delayed slightly from
V
CC crossing VRST, all registers will be reset to the low state. The output state will depend on the polarity of the
output buffer.
This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the
uncertainty of how V
CC actually rises in the system, the following conditions are required:
1.
The V
CC rise must be monotonic, and starts below 0.7V
2.
After reset occurs, all input and feedback setup times must be met before driving the clock pin high
3.
The clock must remain stable during t
PR
Figure 4-1.
Power-up Reset Timing
4.8
Preload of Registered Outputs
The ATF22V10C registers are provided with circuitry to allow loading of each register with either a high or a low.
This feature will simplify testing since any state can be forced into the registers to control test sequencing. A
JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC
file preload sequence will be done automatically by most of the approved programmers after the programming.
5.
Electronic Signature Word
There are 64-bits of programmable memory that are always available to the user, even if the device is secured.
These bits can be used for user-specific data.
6.
Security Fuse Usage
A single fuse is provided to prevent unauthorized copying of the ATF22V10C fuse patterns. Once programmed,
fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible.
The security fuse should be programmed last, as its effect is immediate.
7.
Programming/Erasing
Programming/erasing is performed using standard PLD programmers. See “CMOS PLD Programming Hardware
and Software Support” for information on software/programming.
Table 7-1.
Programming/Erasing
C
LOCK
VRST
POWER
REGISTERED
OUTPUTS
tS
t PR
t W
Parameter
Description
Typ
Max
Units
t
PR
Power-up Reset Time
600
1,000
ns
V
RST
Power-up Reset Voltage
3.8
4.5
V
相關PDF資料 |
PDF描述 |
|---|---|
| AMC36DRAI | CONN EDGECARD 72POS .100 R/A DIP |
| 4-1734592-3 | CONN FPC 43POS .5MM RT ANG SMD |
| AMM43DRXI | CONN EDGECARD 86POS DIP .156 SLD |
| 4-1734592-2 | CONN FPC 42POS .5MM RT ANG SMD |
| IDT7134SA25J8 | IC SRAM 32KBIT 25NS 52PLCC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ATF22V10C-7PX | 功能描述:SPLD - 簡單可編程邏輯器件 500 GATE SPLD 5V 7NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| ATF22V10C-7SC | 功能描述:SPLD - 簡單可編程邏輯器件 500 GATE SPLD 5V 7NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| ATF22V10C-7SX | 功能描述:SPLD - 簡單可編程邏輯器件 500 GATE SPLD 5V 7NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| ATF22V10C-7XC | 功能描述:SPLD - 簡單可編程邏輯器件 500 GATE SPLD 5V 7NS COM TEMP RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| ATF22V10CQ | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Highperformance EE PLD |
發(fā)布緊急采購，3分鐘左右您將得到回復。