- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄4119 > ATF20V8B-7SC (Atmel)IC PLD 7NS 24SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | ATF20V8B-7SC |
| 廠商： | Atmel |
| 文件頁(yè)數(shù)： | 18/22頁(yè) |
| 文件大小： | 0K |
| 描述： | IC PLD 7NS 24SOIC |
| 標(biāo)準(zhǔn)包裝： | 31 |
| 系列： | 20V8 |
| 可編程類(lèi)型： | EE PLD |
| 宏單元數(shù)： | 8 |
| 輸入電壓： | 5V |
| 速度： | 7ns |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 管件 |
| 其它名稱(chēng)： | ATF20V8B7SC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
ATF20V8B(Q)(L)
5
Input Test Waveforms and
Measurement Levels
t
R, tF < 5 ns (10% to 90%)
Output Test Loads
Commercial
Note:
1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.
Power-up Reset
The registers in the ATF20V8Bs are designed to reset dur-
ing power-up. At a point delayed slightly from V
CC crossing
V
RST, all registers will be reset to the low state. As a result,
the registered output state will always be high on power-up.
This feature is critical for state machine initialization. How-
ever, due to the asynchronous nature of reset and the
uncertainty of how V
CC actually rises in the system, the fol-
lowing conditions are required:
1.
The V
CC rise must be monotonic,
2.
After reset occurs, all input and feedback setup
times must be met before driving the clock pin high,
and
3.
The clock must remain stable during t
PR.
Preload of Registered Outputs
The ATF16V8B’s registers are provided with circuitry to
allow loading of each register with either a high or a low.
This feature will simplify testing since any state can be
forced into the registers to control test sequencing. A
JEDEC file with preload is generated when a source file
with vectors is compiled. Once downloaded, the JEDEC file
preload sequence will be done automatically by most of the
approved programmers after the programming.
Electronic Signature Word
There are 64 bits of programmable memory that are always
available to the user, even if the device is secured. These
bits can be used for user-specific data.
Security Fuse Usage
A single fuse is provided to prevent unauthorized copying
of the ATF20V8B fuse patterns. Once programmed, fuse
verify and preload are inhibited. However, the 64-bit User
Signature remains accessible.
The security fuse should be programmed last, as its effect
is immediate.
Programming/Erasing
Programming/erasing is performed using standard PLD
programmers. For further information, see the Configurable
Logic Databook, section titled, “CMOS PLD Programming
Hardware and Software Support.”
Pin Capacitance
f = 1 MHz, T = 25°C
Typ
Max
Units
Conditions
CIN
58
pF
VIN = 0V
C
OUT
68
pF
V
OUT = 0V
Parameter
Description
Typ
Max
Units
tPR
Power-up Reset Time
600
1,000
ns
V
RST
Power-up Reset Voltage
3.8
4.5
V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT71342LA45J8 | IC SRAM 32KBIT 45NS 52PLCC |
| ATF20V8B-7PC | IC PLD 7NS 24DIP |
| ATF20V8B-7JC | IC PLD 7NS 28PLCC |
| AMC50DRTI-S13 | CONN EDGECARD 100POS .100 EXTEND |
| AMC50DREI-S13 | CONN EDGECARD 100POS .100 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATF20V8B-7XC | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:High- Performance EE PLD |
| ATF20V8BL-10GC | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Electrically-Erasable PLD |
| ATF20V8BL-10GI | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Electrically-Erasable PLD |
| ATF20V8BL-10JC | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Electrically-Erasable PLD |
| ATF20V8BL-10JI | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Electrically-Erasable PLD |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。