參數(shù)資料
型號(hào): ATF16V8C-5JC
廠商: Atmel
文件頁(yè)數(shù): 23/23頁(yè)
文件大?。?/td> 0K
描述: IC PLD 5NS 20PLCC
標(biāo)準(zhǔn)包裝: 48
系列: 16V8
可編程類(lèi)型: EE PLD
宏單元數(shù): 8
輸入電壓: 5V
速度: 5ns
安裝類(lèi)型: 表面貼裝
封裝/外殼: 20-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 20-PLCC
包裝: 管件
產(chǎn)品目錄頁(yè)面: 610 (CN2011-ZH PDF)
其它名稱(chēng): ATF16V8C5JC
9
0425H–PLD–3/11
Atmel ATF16V8C
In simple mode, all feedback paths of the output pins are routed via the adjacent pins. In doing so, the two inner most pins
(pins 15 and 16) will not have the feedback option as these pins are always configured as dedicated combinatorial output.
16.1
Atmel ATF16V8C registered mode
PAL device emulation/PAL replacement. The registered mode is used if one or more registers are required. Each
macrocell can be configured as either a registered or combinatorial output or I/O, or as an input. For a registered output or
I/O, the output is enabled by the OE pin, and the register is clocked by the CLK pin. Eight product terms are allocated to
the sum term. For a combinatorial output or I/O, the output enable is controlled by a product term, and seven product
terms are allocated to the sum term. When the macrocell is configured as an input, the output enable is permanently
disabled.
Any register usage will make the compiler select this mode. The following registered devices can be emulated using this
mode:
16R8
16RP8
16R6
16RP6
16R4
16RP4
Figure 17.
Registered configuration for registered mode
Notes:
1. Pin 1 controls common CLK for the registered outputs.
Pin 11 controls common OE for the registered outputs.
Pin 1 and Pin 11 are permanently configured as CLK and OE.
2. The development software configures all the architecture control bits and checks for proper pin usage automatically.
Figure 18.
Combinatorial configuration for registered mode
Notes:
1. Pin 1 and Pin 11 are permanently configured as CLK and OE.
2. The development software configures all the architecture control bits and checks for proper pin usage automatically.
相關(guān)PDF資料
PDF描述
AMM43DSEH-S243 CONN EDGECARD 86POS .156 EYELET
ACC65DRYN-S734 CONN EDGECARD 130PS DIP .100 SLD
ATF16V8BQL-15SI IC PLD EE 15NS 20-SOIC
ACC65DRYH-S734 CONN EDGECARD 130PS DIP .100 SLD
3-1734592-3 CONN FPC 33POS .5MM RT ANG SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATF16V8C-5JX 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 16V8 FAM 300 GATE SPLD STD PWR 5NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
ATF16V8C-5XC 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 16V8 FAM 300 GATE SPLD STD PWR 5NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
ATF16V8C-7JC 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 16V8 FAM 300 GATE SPLD STD PWR 7NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
ATF16V8C-7JI 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 16V8 FAM 300 GATE SPLD STD PWR 7NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
ATF16V8C-7JU 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 16V8 FAM 300 GATE SPLD STD PWR 7NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24