- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4100 > ATF16V8BQL-15XU (Atmel)IC PLD 15NS 20TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | ATF16V8BQL-15XU |
| 廠商： | Atmel |
| 文件頁(yè)數(shù)： | 13/26頁(yè) |
| 文件大小： | 0K |
| 描述： | IC PLD 15NS 20TSSOP |
| 標(biāo)準(zhǔn)包裝： | 74 |
| 系列： | 16V8 |
| 可編程類型： | EE PLD |
| 宏單元數(shù)： | 8 |
| 輸入電壓： | 5V |
| 速度： | 15ns |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 610 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)
20
7707F–AVR–11/10
AT90USB82/162
5.3.4
The EEPROM Control Register – EECR
Bits 7..6 – Res: Reserved Bits
These bits are reserved bits in the AT90USB82/162 and will always read as zero.
Bits 5, 4 – EEPM1 and EEPM0: EEPROM Programming Mode Bits
The EEPROM Programming mode bit setting defines which programming action that will be trig-
gered when writing EEPE. It is possible to program data in one atomic operation (erase the old
value and program the new value) or to split the Erase and Write operations in two different
operations. The Programming times for the different modes are shown in Table 5-1. While EEPE
is set, any write to EEPMn will be ignored. During reset, the EEPMn bits will be reset to 0b00
unless the EEPROM is busy programming.
Bit 3 – EERIE: EEPROM Ready Interrupt Enable
Writing EERIE to one enables the EEPROM Ready Interrupt if the I bit in SREG is set. Writing
EERIE to zero disables the interrupt. The EEPROM Ready interrupt generates a constant inter-
rupt when EEPE is cleared.
Bit 2 – EEMPE: EEPROM Master Programming Enable
The EEMPE bit determines whether setting EEPE to one causes the EEPROM to be written.
When EEMPE is set, setting EEPE within four clock cycles will write data to the EEPROM at the
selected address If EEMPE is zero, setting EEPE will have no effect. When EEMPE has been
written to one by software, hardware clears the bit to zero after four clock cycles. See the
description of the EEPE bit for an EEPROM write procedure.
Bit 1 – EEPE: EEPROM Programming Enable
The EEPROM Write Enable Signal EEPE is the write strobe to the EEPROM. When address
and data are correctly set up, the EEPE bit must be written to one to write the value into the
EEPROM. The EEMPE bit must be written to one before a logical one is written to EEPE, other-
wise no EEPROM write takes place. The following procedure should be followed when writing
the EEPROM (the order of steps 3 and 4 is not essential):
1.
Wait until EEPE becomes zero.
2.
Wait until SELFPRGEN in SPMCSR becomes zero.
3.
Write new EEPROM address to EEAR (optional).
Bit
7
6
5432
10
–
EEPM1
EEPM0
EERIE
EEMPE
EEPE
EERE
EECR
Read/Write
R
R/W
Initial Value
0
X
0
X
0
Table 5-1.
EEPROM Mode Bits
EEPM1
EEPM0
Programming
Time
Operation
0
3.4 ms
Erase and Write in one operation (Atomic Operation)
0
1
1.8 ms
Erase Only
1
0
1.8 ms
Write Only
1
–
Reserved for future use
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATF16V8B-10JU | IC PLD 10NS 20PLCC |
| XC2V8000-5FFG1152C | IC FPGA VIRTEX-II 8M 1152-FBGA |
| FMC26DREF | CONN EDGECARD 52POS .100 EYELET |
| MPC860SRVR80D4 | IC MPU POWERQUICC 80MHZ 357PBGA |
| IDT71V65703S75BG8 | IC SRAM 9MBIT 75NS 119BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATF16V8BQL-25GM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD |
| ATF16V8BQL-25GM/883 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD |
| ATF16V8BQL25JC | 制造商:Atmel Corporation 功能描述: |
| ATF16V8BQL-25JC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance Flash PLD |
| ATF16V8BQL-25JI | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance Flash PLD |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。