- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4118 > ATF16V8B-15PI (Atmel)IC PLD 15NS 20DIP PDF資料下載
參數(shù)資料
| 型號： | ATF16V8B-15PI |
| 廠商： | Atmel |
| 文件頁數(shù)： | 24/26頁 |
| 文件大小： | 0K |
| 描述： | IC PLD 15NS 20DIP |
| 標準包裝： | 18 |
| 系列： | 16V8 |
| 可編程類型： | EE PLD |
| 宏單元數(shù)： | 8 |
| 輸入電壓： | 5V |
| 速度： | 15ns |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 20-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 20-PDIP |
| 包裝： | 管件 |
| 其它名稱： | ATF16V8B15PI |
7
0364J–PLD–7/05
ATF16V8B/BQ/BQL
4.6
Power-up Reset
The registers in the ATF16V8Bs are designed to reset during power-up. At a point delayed
slightly from V
CC crossing VRST, all registers will be reset to the low state. As a result, the regis-
tered output state will always be high on power-up.
This feature is critical for state machine initialization. However, due to the asynchronous nature
of reset and the uncertainty of how V
CC actually rises in the system, the following conditions are
required:
1.
The V
CC rise must be monotonic,
2.
After reset occurs, all input and feedback setup times must be met before driving the
clock pin high, and
3.
The clock must remain stable during t
PR.
Figure 4-1.
Power-up Reset Waveforms
4.7
Preload of Registered Outputs
The ATF16V8B’s registers are provided with circuitry to allow loading of each register with either
a high or a low. This feature will simplify testing since any state can be forced into the registers
to control test sequencing. A JEDEC file with preload is generated when a source file with vec-
tors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically
by most of the approved programmers after the programming.
5.
Security Fuse Usage
A single fuse is provided to prevent unauthorized copying of the ATF16V8B fuse patterns. Once
programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains
accessible.
The security fuse should be programmed last, as its effect is immediate.
Table 4-2.
Power-up Reset Parameters
Parameter
Description
Typ
Max
Units
t
PR
Power-up
Reset Time
600
1,000
ns
VRST
Power-up
Reset Voltage
3.8
4.5
V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATF16V8B-15PC | IC PLD 15NS 20DIP |
| ATF16V8B-15JI | IC PLD 15NS 20PLCC |
| ATF16V8B-15JC | IC PLD 15NS 20PLCC |
| FMC28DRYH-S734 | CONN EDGECARD 56POS DIP .100 SLD |
| ATF20V8BQL-15SC | IC PLD 15NS 24SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATF16V8B-15PU | 功能描述:EEPLD - 電子擦除可編程邏輯設(shè)備 15 ns 20 I/O Pins 8 macorcells 8 reg RoHS:否 制造商:Atmel 邏輯系列:ATF16V8BQL 最大工作頻率:62 MHz 可編程輸入/輸出端數(shù)量:20 電源電流:20 mA 延遲時間:15 ns 每個宏指令的積項數(shù):8 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 大電池數(shù)量:8 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP-20 |
| ATF16V8B-15SC | 功能描述:EEPLD - 電子擦除可編程邏輯設(shè)備 10NS250 GATES 20 PIN5V - 15NS RoHS:否 制造商:Atmel 邏輯系列:ATF16V8BQL 最大工作頻率:62 MHz 可編程輸入/輸出端數(shù)量:20 電源電流:20 mA 延遲時間:15 ns 每個宏指令的積項數(shù):8 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 大電池數(shù)量:8 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP-20 |
| ATF16V8B-15SI | 功能描述:EEPLD - 電子擦除可編程邏輯設(shè)備 250 Gate RoHS:否 制造商:Atmel 邏輯系列:ATF16V8BQL 最大工作頻率:62 MHz 可編程輸入/輸出端數(shù)量:20 電源電流:20 mA 延遲時間:15 ns 每個宏指令的積項數(shù):8 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 大電池數(shù)量:8 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP-20 |
| ATF16V8B-15SI SL383 | 制造商:Atmel Corporation 功能描述:SPLD ATF16V8B Family 250 Gates 8 Macro Cells 62MHz CMOS Technology 5V 20-Pin SOIC T/R |
| ATF16V8B-15SU | 功能描述:EEPLD - 電子擦除可編程邏輯設(shè)備 15 ns 20 I/O Pins 8 macorcells 8 reg RoHS:否 制造商:Atmel 邏輯系列:ATF16V8BQL 最大工作頻率:62 MHz 可編程輸入/輸出端數(shù)量:20 電源電流:20 mA 延遲時間:15 ns 每個宏指令的積項數(shù):8 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 大電池數(shù)量:8 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復。