參數(shù)資料
型號(hào)： ATF1504ASVL-20QI100
廠商： ATMEL CORP
元件分類： PLD
英文描述： Low-voltage, Complex Programmable Logic Device
中文描述： EE PLD, 20 ns, PQFP100
封裝： 14 X 20 MM, 0.65 MM PITCH, PLASTIC, MS-022GC-1, QFP-100
文件頁(yè)數(shù)： 1/21頁(yè)
文件大?。?/td> 462K
代理商： ATF1504ASVL-20QI100
1
Features
High Density, High Performance Electrically Erasable Complex Programmable Logic
Device
– 64 Macrocells
– 5 Product Terms per Macrocell, Expandable up to 40 per Macrocell
– 44, 68, 84, 100 pins
– 7 ns Maximum Pin-to-Pin Delay
– Registered Operation Up To 100 MHz
– Enhanced Routing Resources
In-System Programmability (ISP) via JTAG
Flexible Logic Macrocell
– D/T/Latch Configurable Flip Flops
– Global and Individual Register Control Signals
– Global and Individual Output Enable
– Programmable Output Slew Rate
– Programmable Output Open Collector Option
– Maximum Logic utilization by burying a register within a COM output
Advanced Power Management Features
– Automatic 100
μ
A Stand-By for “Z” Version
– Pin-Controlled 4 mA Stand-By Mode (Typical)
– Programmable Pin-Keeper Inputs and I/Os
– Reduced-Power Feature Per Macrocell
Available in Commercial and Industrial Temperature Ranges
Available in 44-, 68-, and 84-pin PLCC; 44- and 100-pin TQFP; and 100-pin PQFP
Advanced EE Technology
– 100% Tested
– Completely Reprogrammable
– 100 Program/Erase Cycles
– 20 Year Data Retention
– 2000V ESD Protection
– 200 mA Latch-Up Immunity
JTAG Boundary-Scan Testing to IEEE Std. 1149.1-1990 and 1149.1a-1993 Supported
PCI-compliant
3.3 or 5.0V I/O pins
Security Fuse Feature
Enhanced Features
Improved Connectivity (Additional Feedback Routing, Alternate Input Routing)
Output Enable Product Terms
D - Latch Mode
Combinatorial Output with Registered Feedback within any Macrocell
Three Global Clock Pins
ITD (Input Transition Detection) Circuits on Global Clocks, Inputs and I/O
Fast Registered Input from Product Term
Programmable “Pin-Keeper” Option
V
Power-Up Reset Option
Pull-Up Option on JTAG Pins TMS and TDI
Advanced Power Management Features
– Edge Controlled Power Down “L”
– Individual Macrocell Power Option
– Disable ITD on Global Clocks, Inputs and I/O
Description
The ATF1504AS is a high performance, high density Complex Programmable Logic
Device (CPLD) which utilizes Atmel’s proven electrically erasable memory technology.
With 64 logic macrocells and up to 68 inputs, it easily integrates logic from several
High-
Performance
EE CPLD
ATF1504AS
ATF1504ASZ
Rev. 0950D–07/98
(continued)
相關(guān)PDF資料
PDF描述
ATF1504ASVL-20QC100 Low-voltage, Complex Programmable Logic Device
ATF1504AS-15QI100 High- Performance EE CPLD
ATF1504ASL-25QI100 High performance Complex Programmable Logic Device
ATF1504ASVL-20JC84 Low-voltage, Complex Programmable Logic Device
ATF1504ASVL-20JI44 Low-voltage, Complex Programmable Logic Device
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATF1504ASZ 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE CPLD
ATF1504ASZ-20AC100 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE CPLD
ATF1504ASZ-20AC44 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE CPLD
ATF1504ASZ-20JC44 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE CPLD
ATF1504ASZ-20JC68 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE CPLD
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*