參數(shù)資料
型號: ATF1504ASV-15QC100
廠商: Atmel
文件頁數(shù): 30/31頁
文件大小: 0K
描述: IC CPLD 64 MACROCELL LV 100PQFP
標準包裝: 66
系列: ATF15xx
可編程類型: 系統(tǒng)內可編程(最少 10,000 次編程/擦除循環(huán))
最大延遲時間 tpd(1): 15.0ns
電壓電源 - 內部: 3 V ~ 3.6 V
宏單元數(shù): 64
輸入/輸出數(shù): 64
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 100-BQFP
供應商設備封裝: 100-PQFP(14x20)
包裝: 托盤
其它名稱: ATF1504ASV15QC100
8
ATF1504ASV(L)
1409J–PLD–6/05
Input Diagram
I/O Diagram
Speed/Power
Management
The ATF1504ASV(L) has several built-in speed and power management features. The
ATF1504ASV(L) contains circuitry that automatically puts the device into a low power
standby mode when no logic transitions are occurring. This not only reduces power con-
sumption during inactive periods, but also provides proportional power savings for most
applications running at system speeds below 5 MHz. This feature may be selected as a
device option.
To further reduce power, each ATF1504ASV(L) macrocell has a reduced-power bit fea-
ture. This feature allows individual macrocells to be configured for maximum power
savings. This feature may be selected as a design option.
All ATF1504ASV(L) also have an optional power-down mode. In this mode, current
drops to below 5 mA. When the power-down option is selected, either PD1 or PD2 pins
(or both) can be used to power down the part. The power-down option is selected in the
design source file. When enabled, the device goes into power down when either PD1 or
PD2 is high. In the power-down mode, all internal logic signals are latched and held, as
are any enabled outputs.
All pin transitions are ignored until the PD pin is brought low. When the power-down fea-
ture is enabled, the PD1 or PD2 pin cannot be used as a logic input or output. However,
the pin’s macrocell may still be used to generate buried foldback and cascade logic
signals.
相關PDF資料
PDF描述
TAJT225M016RNJ CAP TANT 2.2UF 16V 20% 1210
ISPLSI 5512VE-100LF256 IC PLD ISP 256I/O 10NS 256FPBGA
EB73S-SB1240X CONN EDGEBOARD SINGLE 12POS 5A
DRA74-3R3-R INDUCTOR HI TEMP 3.3UH 4.16A SMD
ASC22DRAN-S734 CONN EDGECARD 44POS .100 R/A PCB
相關代理商/技術參數(shù)
參數(shù)描述
ATF1504ASV-15QI100 功能描述:IC CPLD 15NS LOW VOL 100PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD(復雜可編程邏輯器件) 系列:ATF15xx 標準包裝:40 系列:ispMACH® 4000C 可編程類型:系統(tǒng)內可編程 最大延遲時間 tpd(1):5.0ns 電壓電源 - 內部:1.65 V ~ 1.95 V 邏輯元件/邏輯塊數(shù)目:32 宏單元數(shù):512 門數(shù):- 輸入/輸出數(shù):128 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:176-LQFP 供應商設備封裝:176-TQFP(24x24) 包裝:托盤
ATF1504ASVL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-voltage, Complex Programmable Logic Device
ATF1504ASVL-15JC44 功能描述:IC CPLD 64 MACRO 15NS 44PLCC 制造商:microchip technology 系列:ATF15xx 包裝:管件 零件狀態(tài):停產(chǎn) 可編程類型:系統(tǒng)內可編程(最少 10,000 次編程/擦除循環(huán)) 延遲時間 tpd(1)最大值:15.0ns 電源電壓 - 內部:3 V ~ 3.6 V 宏單元數(shù):64 I/O 數(shù):32 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:44-LCC(J 形引線) 供應商器件封裝:44-PLCC(16.59x16.59) 基本零件編號:ATF1504 標準包裝:27
ATF1504ASVL-20 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-voltage, Complex Programmable Logic Device
ATF1504ASVL-20AC100 功能描述:CPLD - 復雜可編程邏輯器件 64 MACROCELL w/ISP LO-PWR 3.3V-20NS RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100