- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381524 > ATF1502AS-15JI44 (ATMEL CORP) Hex Inverter Buffers/Drivers With Open-Drain Outputs 14-TSSOP -40 to 125 PDF資料下載
參數(shù)資料
| 型號(hào)： | ATF1502AS-15JI44 |
| 廠商： | ATMEL CORP |
| 元件分類： | PLD |
| 英文描述： | Hex Inverter Buffers/Drivers With Open-Drain Outputs 14-TSSOP -40 to 125 |
| 中文描述： | EE PLD, 15 ns, PQCC44 |
| 封裝： | PLASTIC, MS-018AC, LCC-44 |
| 文件頁數(shù)： | 1/25頁 |
| 文件大?。?/td> | 316K |
| 代理商： | ATF1502AS-15JI44 |
1
Features
High-density, High-performance, Electrically-erasable Complex Programmable
Logic Device
– 32 Macrocells
– 5 Product Terms per Macrocell, Expandable up to 40 per Macrocell
– 44 Pins
– 7.5 ns Maximum Pin-to-pin Delay
– Registered Operation up to 125 MHz
– Enhanced Routing Resources
In-System Programmability (ISP) via JTAG
Flexible Logic Macrocell
– D/T Latch Configurable Flip-flops
– Global and Individual Register Control Signals
– Global and Individual Output Enable
– Programmable Output Slew Rate
– Programmable Output Open Collector Option
– Maximum Logic Utilization by Burying a Register with a COM Output
Advanced Power Management Features
Automatic 10 μA Standby for “L” Version
Pin-controlled 1 mA Standby Mode
Programmable Pin-keeper Inputs and I/Os
Reduced-power Feature per Macrocell
Available in Commercial and Industrial Temperature Ranges
Available in 44-lead PLCC and TQFP
Advanced EEPROM Technology
– 100% Tested
– Completely Reprogrammable
– 10,000 Program/Erase Cycles
– 20-year Data Retention
– 2000V ESD Protection
– 200 mA Latch-up Immunity
JTAG Boundary-scan Testing to IEEE Std. 1149.1-1990 and 1149.1a-1993 Supported
PCI-compliant
Security Fuse Feature
Enhanced Features
Improved Connectivity (Additional Feedback Routing, Alternate Input Routing)
Output Enable Product Terms
D Latch Mode
Combinatorial Output with Registered Feedback within Any Macrocell
Three Global Clock Pins
ITD (Input Transition Detection) Circuits on Global Clocks, Inputs and I/O
(“L” versions)
Fast Registered Input from Product Term
Programmable “Pin-keeper” Option
V
CC
Power-up Reset Option
Pull-up Option on JTAG Pins TMS and TDI
Advanced Power Management Features
– Input Transition Detection
– Power-down (“L” versions)
– Individual Macrocell Power Option
– Disable ITD on Global Clocks, Inputs and I/O
High-
performance
EEPROM CPLD
ATF1502AS
ATF1502ASL
Rev. 0995J–PLD–09/02
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATF1502ASL-25JI44 | High-performance EEPROM CPLD |
| ATF1502ASVL | High-performance EEPROM CPLD(高性能EEPROM復(fù)雜可編程邏輯器件) |
| ATF1502ASV | Highperformance EEPROM CPLD |
| ATF1502ASV-15AC44 | Highperformance EEPROM CPLD |
| ATF1502ASL-20AC44 | High Performance E2PROM CPLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATF1502AS-15QC44 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High Performance E2PROM CPLD |
| ATF1502AS-15QI44 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High Performance E2PROM CPLD |
| ATF1502AS-7AC44 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 ASICS RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ATF1502AS-7AX44 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD 32 MACROCELL ISP STD PWR 5V-7NS RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ATF1502AS-7AX44 SL383 | 制造商:Atmel Corporation 功能描述:CPLD, 32 MACROCELL, 44-PIN, ISP, STD POWER, 5V - 7NS, TQFP, - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。