參數(shù)資料
型號： AT89S51-24JI
廠商： Atmel
文件頁數(shù)： 31/31頁
文件大?。?/td> 0K
描述： IC 8051 MCU 4K FLASH 44PLCC
標準包裝： 27
系列： 89S
核心處理器： 8051
芯體尺寸： 8-位
速度： 24MHz
連通性： UART/USART
外圍設備： WDT
輸入/輸出數(shù)： 32
程序存儲器容量： 4KB（4K x 8）
程序存儲器類型： 閃存
RAM 容量： 128 x 8
電壓 - 電源 (Vcc/Vdd)： 4 V ~ 5.5 V
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 44-LCC（J 形引線）
包裝： 管件
9
2487D–MICRO–6/08
AT89S51
6.
Memory Organization
MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K
bytes each of external Program and Data Memory can be addressed.
6.1
Program Memory
If the EA pin is connected to GND, all program fetches are directed to external memory.
On the AT89S51, if EA is connected to V
CC, program fetches to addresses 0000H through FFFH
are directed to internal memory and fetches to addresses 1000H through FFFFH are directed to
external memory.
6.2
Data Memory
The AT89S51 implements 128 bytes of on-chip RAM. The 128 bytes are accessible via direct
and indirect addressing modes. Stack operations are examples of indirect addressing, so the
128 bytes of data RAM are available as stack space.
7.
Watchdog Timer (One-time Enabled with Reset-out)
The WDT is intended as a recovery method in situations where the CPU may be subjected to
software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset
(WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user
must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When
the WDT is enabled, it will increment every machine cycle while the oscillator is running. The
WDT timeout period is dependent on the external clock frequency. There is no way to disable
the WDT except through reset (either hardware reset or WDT overflow reset). When WDT over-
flows, it will drive an output RESET HIGH pulse at the RST pin.
7.1
Using the WDT
To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register
(SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH
and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches
16383 (3FFFH), and this will reset the device. When the WDT is enabled, it will increment every
machine cycle while the oscillator is running. This means the user must reset the WDT at least
Table 5-3.
AUXR1: Auxiliary Register 1
AUXR1
Address = A2H
Reset Value = XXXXXXX0B
Not Bit Addressable
–––
–
DPS
Bit
765
4
3
2
1
0
–
Reserved for future expansion
DPS
Data Pointer Register Select
DPS
0
Selects DPTR Registers DP0L, DP0H
1
Selects DPTR Registers DP1L, DP1H
相關PDF資料
PDF描述
AT89S51-24JC IC 8051 MCU 4K FLASH 44PLCC
AT89S51-24AI IC 8051 MCU 4K FLASH 44TQFP
AT89S51-24AC IC 8051 MCU 4K FLASH 44 TQFP
AT89LS52-16PI IC 8051 MCU FLASH 8K 40DIP
AT89LS52-16PC IC MCU 8K FLASH LV 16MHZ 40-DIP
相關代理商/技術參數(shù)
參數(shù)描述
AT89S51-24JI SL383 制造商:Atmel Corporation 功能描述:8051 MCU W/ 4K ISP FLASH - 24M
AT89S51-24JU 功能描述:8位微控制器 -MCU 4kB Flash 128B RAM 33MHz 4.0V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
AT89S51-24JU SL383 制造商:Atmel Corporation 功能描述:MCU 8-bit AT89 80C51 CISC 4KB Flash 5V 44-Pin PLCC T/R
AT89S51-24PC 功能描述:8位微控制器 -MCU 4K ISP FLASH 2.7 TO 5.5V - 24 MHZ RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
AT89S51-24PI 功能描述:8位微控制器 -MCU 4K ISP FLASH 2.7 TO 5.5V - 24 MHZ RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*