參數(shù)資料
型號: AT32UC3C2128C-A2UR
廠商: Atmel
文件頁數(shù): 108/110頁
文件大?。?/td> 0K
描述: IC MCU AVR32 128K FLASH 64TQFP
產(chǎn)品培訓模塊: AVR® UC3 Introduction
標準包裝: 1
系列: AVR®32 UC3 C
核心處理器: AVR
芯體尺寸: 32-位
速度: 66MHz
連通性: CAN,以太網(wǎng),I²C,IrDA,LIN,SPI,UART/USART,USB
外圍設備: 欠壓檢測/復位,DMA,I²S,POR,PWM,WDT
輸入/輸出數(shù): 45
程序存儲器容量: 128KB(128K x 8)
程序存儲器類型: 閃存
RAM 容量: 32K x 8
電壓 - 電源 (Vcc/Vdd): 3 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 11x12b,D/A 2x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 64-TQFP
包裝: 標準包裝
其它名稱: AT32UC3C2128C-A2URDKR
97
32117DS–AVR-01/12
AT32UC3C
10. Errata
10.1
rev E
10.1.1
ADCIFA
1
ADCREFP/ADCREFN can not be selected as an external ADC reference by setting the
ADCIFA.CFG.EXREF bit to one
Fix/Workaround
A vo lt ag e r e f e r e n c e ca n b e a p p lie d on A D CREFP/ADC REFN pins if the
ADCIFA.CFG.EXREF bit is set to zero, the ADCIFA.CFG.RS bit is set to zero and the volt-
age reference applied on ADCREFP/ADCREFN pins is higher than the internal 1V
reference.
10.1.2
AST
1
AST wake signal is released one AST clock cycle after the BUSY bit is cleared
After writing to the Status Clear Register (SCR) the wake signal is released one AST clock
cycle after the BUSY bit in the Status Register (SR.BUSY) is cleared. If entering sleep mode
directly after the BUSY bit is cleared the part will wake up immediately.
Fix/Workaround
Read the Wake Enable Register (WER) and write this value back to the same register. Wait
for BUSY to clear before entering sleep mode.
10.1.3
aWire
1
aWire MEMORY_SPEED_REQUEST command does not return correct CV
The aWire MEMORY_SPEED_REQUEST command does not return a CV corresponding to
the formula in the aWire Debug Interface chapter.
Fix/Workaround
Issu e
a
d u m m y
r e a d
to
a d d r es s
0 x 10 00 00 00 0
be for e
issu in g
th e
MEMORY_SPEED_REQUEST command and use this formula instead:
10.1.4
Power Manager
1
TWIS may not wake the device from sleep mode
If the CPU is put to a sleep mode (except Idle and Frozen) directly after a TWI Start condi-
tion, the CPU may not wake upon a TWIS address match. The request is NACKed.
Fix/Workaround
When using the TWI address match to wake the device from sleep, do not switch to sleep
modes deeper than Frozen. Another solution is to enable asynchronous EIC wake on the
TWIS clock (TWCK) or TWIS data (TWD) pins, in order to wake the system up on bus
events.
fsab
7
faw
CV 3
-----------------
=
相關PDF資料
PDF描述
AT32UC3A4128-C1UR IC MCU 128K FLASH 100VFBGA
90327-0310 CONN RECEPT IDT 10POS 1.27MM TIN
90327-3306 CONN RECEPT IDT 6POS 1.27MM GOLD
90327-0308 CONN RECEPT IDT 8POS 1.27MM TIN
90327-0306 CONN RECEPT IDT 6POS 1.27MM TIN
相關代理商/技術參數(shù)
參數(shù)描述
AT32UC3C2128C-A2UT 功能描述:32位微控制器 - MCU UC3C 128K FLASH 32K SRAM RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT
AT32UC3C2128C-A2ZR 功能描述:32位微控制器 - MCU 128KB Flash 64TQFP -40/125 DEGREE C RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT
AT32UC3C2128C-A2ZT 功能描述:32位微控制器 - MCU 128KB Flash 64TQFP -40/125 DEGREE C RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT
AT32UC3C2128C-Z2UR 功能描述:32位微控制器 - MCU 128KB Flash 64QFN RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT
AT32UC3C2128C-Z2UT 功能描述:32位微控制器 - MCU 128KB Flash 64QFN RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT