- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166373 > AT28HC256F-12UM (ATMEL CORP) 32K X 8 EEPROM 5V, 120 ns, CPGA28 PDF資料下載
參數(shù)資料
| 型號(hào)： | AT28HC256F-12UM |
| 廠商： | ATMEL CORP |
| 元件分類： | PROM |
| 英文描述： | 32K X 8 EEPROM 5V, 120 ns, CPGA28 |
| 封裝： | CERAMIC, PGA-28 |
| 文件頁數(shù)： | 20/25頁 |
| 文件大小： | 607K |
| 代理商： | AT28HC256F-12UM |
4
0007L–PEEPR–03/08
AT28HC256
4.5
Toggle Bit
In addition to DATA Polling the AT28HC256 provides another method for determining the end
of a write cycle. During the write operation, successive attempts to read data from the device
will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop
toggling and valid data will be read. Testing the toggle bit may begin at any time during the
write cycle.
4.6
Data Protection
If precautions are not taken, inadvertent writes to any 5-volt-only nonvolatile memory may
occur during transition of the host system power supply. Atmel has incorporated both hard-
ware and software features that will protect the memory against inadvertent writes.
4.6.1
Hardware Protection
Hardware features protect against inadvertent writes to the AT28HC256 in the following ways:
(a) V
CC sense – if VCC is below 3.8V (typical) the write function is inhibited; (b) VCC power-on
delay – once V
CC has reached 3.8V the device will automatically time out 5 ms typical) before
allowing a write; (c) write inhibit – holding any one of OE low, CE high or WE high inhibits write
cycles; and (d) noise filter – pulses of less than 15 ns (typical) on the WE or CE inputs will not
initiate a write cycle.
4.6.2
Software Data Protection
A software controlled data protection feature has been implemented on the AT28HC256.
When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP
feature may be enabled or disabled by the user; the AT28HC256 is shipped from Atmel with
SDP disabled.
SDP is enabled by the host system issuing a series of three write commands; three specific
bytes of data are written to three specific addresses (refer to “Software Data Protection” algo-
rithm). After writing the 3-byte command sequence and after t
WC the entire AT28HC256 will be
protected against inadvertent write operations. It should be noted, that once protected the host
may still perform a byte or page write to the AT28HC256. This is done by preceding the data to
be written by the same 3-byte command sequence.
Once set, SDP will remain active unless the disable command sequence is issued. Power
transitions do not disable SDP and SDP will protect the AT28HC256 during power-up and
power-down conditions. All command sequences must conform to the page write timing spec-
ifications. It should also be noted that the data in the enable and disable command sequences
is not written to the device and the memory addresses used in the sequence may be written
with data in either a byte or page write operation.
After setting SDP, any attempt to write to the device without the three byte command
sequence will start the internal write timers. No data will be written to the device; however, for
the duration of t
WC, read operations will effectively be polling operations.
4.7
Device Identification
An extra 64 bytes of EEPROM memory are available to the user for device identification. By
raising A9 to 12V
± 0.5V and using address locations 7FC0H to 7FFFH the additional bytes
may be written to or read from in the same manner as the regular memory array.
4.8
Optional Chip Erase Mode
The entire device can be erased using a 6-byte software code. Please see “Software Chip
Erase” application note for details.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT28HC64-12DM/883 | 8K X 8 EEPROM 5V, 120 ns, CDIP28 |
| AT28HC64E-90JI | 8K X 8 EEPROM 5V, 90 ns, PQCC32 |
| AT29C257-90DC | 32K X 8 FLASH 5V PROM, 90 ns, CDIP32 |
| AT29LV1024-25LI | 64K X 16 FLASH 3V PROM, 250 ns, CQCC44 |
| AT90-1283TR | 0 MHz - 3500 MHz RF/MICROWAVE VARIABLE ATTENUATOR, 3.2 dB INSERTION LOSS-MAX |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT28HC256F-12UM/883 | 功能描述:電可擦除可編程只讀存儲(chǔ)器 256K FAST PROG SDP - 120NS RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| AT28HC256F-70JC | 功能描述:電可擦除可編程只讀存儲(chǔ)器 256K FAST PROG SDP - 70NS COM TEMP RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| AT28HC256F-70JI | 功能描述:電可擦除可編程只讀存儲(chǔ)器 256K FAST PROG SDP 70NS IND TEMP RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| AT28HC256F-70LI | 功能描述:IC EEPROM 256KBIT 70NS 44LCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
| AT28HC256F-70PC | 功能描述:電可擦除可編程只讀存儲(chǔ)器 256K FAST PROG SDP - 70NS COM TEMP RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。