- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19914 > AT18F002-30XU (Atmel)IC FLASH CONFIG 2MBIT 20-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AT18F002-30XU |
| 廠商： | Atmel |
| 文件頁(yè)數(shù)： | 14/16頁(yè) |
| 文件大小： | 0K |
| 描述： | IC FLASH CONFIG 2MBIT 20-TSSOP |
| 產(chǎn)品變化通告： | AT18F Family Obsolescence 06/Feb/2012 |
| 標(biāo)準(zhǔn)包裝： | 74 |
| 可編程類型： | 閃存 |
| 存儲(chǔ)容量： | 2Mb |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 609 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)
7
3672A–CNFG–1/08
AT18F010/002/040/080 [Preliminary]
6.6
CEO
Chip Enable Output for configuration download. This output goes Low when the internal address
counter of the device has reached its maximum value which signals that all configuration data is
being clocked out of the device. In a daisy chain of AT18F Series devices, the CEO pin of one
device must be connected to the CE input of the next device in the chain. It will stay Low as long
as CE is Low and OE is High. It will then follow CE until OE goes Low; thereafter, CEO will stay
High until the entire memory device is read again.
6.7
TMS
JTAG Mode Control Input. The state of TMS with the rising edge of TCK determines the state
transitions of the Test Access Port (TAP) controller. TMS has an internal 50 K
weak pull-up to
V
CCJ to provide a logic 1 to the device.
6.8
TCK
JTAG Clock Input. This pin is the JTAG clock input to the TAP controller of the device.
6.9
TDI
JTAG Serial Data Input. This pin is the serial input to all JTAG instructions and data registers. An
internal 50 K
weak pull-up to V
CCJ provides a logic 1 to the device.
6.10
TDO
JTAG Serial Data Output. This pin is the serial output to all JTAG instruction and data registers.
An internal 50 K
weak pull-up to V
CCJ provides a logic 1 to the device if the pin is not driven.
6.11
VCCINT
+3.3V supply voltage for internal logic.
6.12
NC
No Connect Pin. This pin is not connected to any internal logic of the device and can be left
floating.
6.13
VCCO
Supply voltage for I/O drivers (1.8V, 3.3V, or 3.3V).
6.14
VCCJ
Supply voltage for JTAG I/O drivers (1.8V, 3.3V, or 3.3V).
6.15
GND
Power supply ground.
7.
Standby Mode
The AT18F Series Configurators enter a low-power standby mode whenever the JTAG mode is
inactive and CE is asserted High. In this mode, the AT18F Configurator consumes less than 1
mA of current at 3.3V. The output remains in a high-impedance state regardless of the state of
the OE input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4307CDD-1#PBF | IC BUFFER 2-WIRE BUS 8-DFN |
| LTC4216IMS#PBF | IC CNTRLR HOT SWAP 10-MSOP |
| HMM36DSEH | CONN EDGECARD 72POS .156 EYELET |
| NCV8505D2T25R4G | IC REG LDO 2.5V .4A D2PAK-7 |
| T97R226K050CAA | CAP TANT 22UF 50V 10% 3024 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT18F010 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration Flash Memory |
| AT18F010-30XU | 功能描述:FPGA-配置存儲(chǔ)器 1MBits Configurator RoHS:否 制造商:Altera Corporation 存儲(chǔ)類型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20 |
| AT18F040 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration Flash Memory |
| AT18F040-30XU | 功能描述:FPGA-配置存儲(chǔ)器 4MBits Configurator RoHS:否 制造商:Altera Corporation 存儲(chǔ)類型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20 |
| AT18F080 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration Flash Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。