- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄19898 > AT17LV128-10SC (Atmel)IC SRL CONFIG EEPROM 128K 20SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AT17LV128-10SC |
| 廠商： | Atmel |
| 文件頁(yè)數(shù)： | 26/26頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC SRL CONFIG EEPROM 128K 20SOIC |
| 標(biāo)準(zhǔn)包裝： | 38 |
| 可編程類(lèi)型： | 串行 EEPROM |
| 存儲(chǔ)容量： | 128kb |
| 電源電壓： | 3 V ~ 3.6 V，4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SOIC W |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 609 (CN2011-ZH PDF) |
| 配用： | ATDH2225-ND - CABLE ISP FOR AT17 ATDH2200E-ND - CONFIGURATOR PROGRAM BOARD KIT |
| 其它名稱(chēng)： | AT17LV12810SC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)
9
2321I–CNFG–2/08
AT17LV65/128/256/512/010/002/040
7.
Cascading Serial Configuration EEPROMs
For multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configuration
memories, cascaded configurators provide additional memory.
After the last bit from the first configurator is read, the clock signal to the configurator asserts its
CEO output Low and disables its DATA line driver. The second configurator recognizes the Low
level on its CE input and enables its DATA output.
After configuration is complete, the address counters of all cascaded configurators are reset if
the RESET/OE on each configurator is driven to its active (Low) level.
If the address counters are not to be reset upon completion, then the RESET/OE input can be
tied to its inactive (High) level.
The AT17LV65 devices do not have the CEO feature to perform cascaded configurations.
8.
AT17LV Series Reset Polarity
The AT17LV series configurator allows the user to program the reset polarity as either
RESET/OE or RESET/OE. This feature is supported by industry-standard programmer
algorithms.
9.
Programming Mode
The programming mode is entered by bringing SER_EN Low. In this mode the chip can be pro-
grammed by the Two-Wire serial bus. The programming is done at V
CC supply only.
Programming super voltages are generated inside the chip.
10. Standby Mode
The AT17LV series configurators enter a low-power standby mode whenever CE is asserted
High. In this mode, the AT17LV65/128/256 configurator consumes less than 50 A of current at
3.3V (100 A for the AT17LV512/010 and 200 A for the AT17LV002/040). The output remains
in a high-impedance state regardless of the state of the OE input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T95R476K035LABS | CAP TANT 47UF 35V 10% 2824 |
| RPR40-11024D-B | CONV DC/DC 40W 40-160VIN 24VOUT |
| LTC4216IDE#PBF | IC CNTRLR HOT SWAP 12-DFN |
| RPR40-11024D-1B | CONV DC/DC 40W 40-160VIN 24VOUT |
| V72C5H100BF2 | CONVERTER MOD DC/DC 5V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT17LV128-10SI | 功能描述:FPGA-配置存儲(chǔ)器 1M-BIT CONFIG EEPROM 128K 3.3V - 10MHZ RoHS:否 制造商:Altera Corporation 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20 |
| AT17LV128-10SI SL383 | 制造商:Atmel Corporation 功能描述:EEPROM SERL-2WIRE 128KBIT 128K X 1 3.3V/5V 20SOIC - Tape and Reel |
| AT17LV128-10TQC | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV128-10TQI | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV128A | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。